| /Linux-v5.4/Documentation/devicetree/bindings/powerpc/fsl/ | 
| D | l2cache.txt | 1 Freescale L2 Cache Controller 9 		  "fsl,8540-l2-cache-controller" 10 		  "fsl,8541-l2-cache-controller" 11 		  "fsl,8544-l2-cache-controller" 12 		  "fsl,8548-l2-cache-controller" 13 		  "fsl,8555-l2-cache-controller" 14 		  "fsl,8568-l2-cache-controller" 15 		  "fsl,b4420-l2-cache-controller" 16 		  "fsl,b4860-l2-cache-controller" 17 		  "fsl,bsc9131-l2-cache-controller" [all …] 
 | 
| /Linux-v5.4/drivers/spi/ | 
| D | Kconfig | 12 	  controller and a chipselect.  Most SPI slaves don't support 16 	  eeprom and flash memory, codecs and various other controller 33 	  sysfs, and debugfs support in SPI controller and protocol drivers. 44 	  If your system has an master-capable SPI controller (which 46 	  controller and the protocol drivers for the SPI slave chips 58 comment "SPI Master Controller Drivers" 61 	tristate "Altera SPI Controller" 63 	  This is the driver for the Altera SPI Controller. 66 	tristate "Atheros AR71XX/AR724X/AR913X SPI controller driver" 70 	  This enables support for the SPI controller present on the [all …] 
 | 
| D | spi-qup.c | 156 static inline bool spi_qup_is_flag_set(struct spi_qup *controller, u32 flag)  in spi_qup_is_flag_set()  argument 158 	u32 opflag = readl_relaxed(controller->base + QUP_OPERATIONAL);  in spi_qup_is_flag_set() 172 static inline unsigned int spi_qup_len(struct spi_qup *controller)  in spi_qup_len()  argument 174 	return controller->n_words * controller->w_size;  in spi_qup_len() 177 static inline bool spi_qup_is_valid_state(struct spi_qup *controller)  in spi_qup_is_valid_state()  argument 179 	u32 opstate = readl_relaxed(controller->base + QUP_STATE);  in spi_qup_is_valid_state() 184 static int spi_qup_set_state(struct spi_qup *controller, u32 state)  in spi_qup_set_state()  argument 190 	while (!spi_qup_is_valid_state(controller)) {  in spi_qup_set_state() 199 		dev_dbg(controller->dev, "invalid state for %ld,us %d\n",  in spi_qup_set_state() 202 	cur_state = readl_relaxed(controller->base + QUP_STATE);  in spi_qup_set_state() [all …] 
 | 
| D | spi-fsl-lpspi.c | 180 static bool fsl_lpspi_can_dma(struct spi_controller *controller,  in fsl_lpspi_can_dma()  argument 186 	if (!controller->dma_rx)  in fsl_lpspi_can_dma() 204 static int lpspi_prepare_xfer_hardware(struct spi_controller *controller)  in lpspi_prepare_xfer_hardware()  argument 207 				spi_controller_get_devdata(controller);  in lpspi_prepare_xfer_hardware() 219 static int lpspi_unprepare_xfer_hardware(struct spi_controller *controller)  in lpspi_unprepare_xfer_hardware()  argument 222 				spi_controller_get_devdata(controller);  in lpspi_unprepare_xfer_hardware() 230 static int fsl_lpspi_prepare_message(struct spi_controller *controller,  in fsl_lpspi_prepare_message()  argument 234 					spi_controller_get_devdata(controller);  in fsl_lpspi_prepare_message() 354 static int fsl_lpspi_dma_configure(struct spi_controller *controller)  in fsl_lpspi_dma_configure()  argument 360 				spi_controller_get_devdata(controller);  in fsl_lpspi_dma_configure() [all …] 
 | 
| /Linux-v5.4/drivers/pci/controller/dwc/ | 
| D | Kconfig | 23 	bool "TI DRA7xx PCIe controller Host Mode" 31 	  Enables support for the PCIe controller in the DRA7xx SoC to work in 32 	  host mode. There are two instances of PCIe controller in DRA7xx. 33 	  This controller can work either as EP or RC. In order to enable 39 	bool "TI DRA7xx PCIe controller Endpoint Mode" 46 	  Enables support for the PCIe controller in the DRA7xx SoC to work in 47 	  endpoint mode. There are two instances of PCIe controller in DRA7xx. 48 	  This controller can work either as EP or RC. In order to enable 57 	bool "Platform bus based DesignWare PCIe Controller - Host mode" 62 	  Enables support for the PCIe controller in the Designware IP to [all …] 
 | 
| /Linux-v5.4/drivers/usb/musb/ | 
| D | musb_cppi41.c | 37 	struct dma_controller controller;  member 61 	if (!is_host_active(cppi41_channel->controller->controller.musb))  in save_rx_toggle() 187 	struct cppi41_dma_controller *controller;  in cppi41_recheck_tx_req()  local 193 	controller = container_of(timer, struct cppi41_dma_controller,  in cppi41_recheck_tx_req() 195 	musb = controller->controller.musb;  in cppi41_recheck_tx_req() 198 	list_for_each_entry_safe(cppi41_channel, n, &controller->early_tx_list,  in cppi41_recheck_tx_req() 210 	if (!list_empty(&controller->early_tx_list) &&  in cppi41_recheck_tx_req() 211 	    !hrtimer_is_queued(&controller->early_tx)) {  in cppi41_recheck_tx_req() 213 		hrtimer_forward_now(&controller->early_tx, 20 * NSEC_PER_USEC);  in cppi41_recheck_tx_req() 226 	struct cppi41_dma_controller *controller;  in cppi41_dma_callback()  local [all …] 
 | 
| D | musbhsdma.c | 3  * MUSB OTG driver - support for Mentor's DMA controller 60 	struct musb_dma_controller	*controller;  member 70 	struct dma_controller		controller;  member 81 static void dma_controller_stop(struct musb_dma_controller *controller)  in dma_controller_stop()  argument 83 	struct musb *musb = controller->private_data;  in dma_controller_stop() 87 	if (controller->used_channels != 0) {  in dma_controller_stop() 88 		dev_err(musb->controller,  in dma_controller_stop() 89 			"Stopping DMA controller while channel active\n");  in dma_controller_stop() 92 			if (controller->used_channels & (1 << bit)) {  in dma_controller_stop() 93 				channel = &controller->channel[bit].channel;  in dma_controller_stop() [all …] 
 | 
| D | ux500_dma.c | 32 	struct ux500_dma_controller *controller;  member 43 	struct dma_controller controller;  member 59 	dev_dbg(musb->controller, "DMA rx transfer done on hw_ep=%d\n",  in ux500_dma_callback() 82 	struct musb *musb = ux500_channel->controller->private_data;  in ux500_configure_channel() 84 					ux500_channel->controller->phy_base);  in ux500_configure_channel() 86 	dev_dbg(musb->controller,  in ux500_configure_channel() 131 	struct ux500_dma_controller *controller = container_of(c,  in ux500_dma_channel_allocate()  local 132 			struct ux500_dma_controller, controller);  in ux500_dma_channel_allocate() 134 	struct musb *musb = controller->private_data;  in ux500_dma_channel_allocate() 147 	ux500_channel = is_tx ? &(controller->tx_channel[ch_num]) :  in ux500_dma_channel_allocate() [all …] 
 | 
| /Linux-v5.4/drivers/clk/qcom/ | 
| D | Kconfig | 31 	tristate "MSM8916 APCS Clock Controller" 34 	  Support for the APCS Clock Controller on msm8916 devices. The 40 	tristate "RPM based Clock Controller" 53 	tristate "RPM over SMD based Clock Controller" 75 	tristate "APQ8084 Global Clock Controller" 78 	  Support for the global clock controller on apq8084 devices. 83 	tristate "APQ8084 Multimedia Clock Controller" 87 	  Support for the multimedia clock controller on apq8084 devices. 92 	tristate "IPQ4019 Global Clock Controller" 94 	  Support for the global clock controller on ipq4019 devices. [all …] 
 | 
| /Linux-v5.4/drivers/mtd/nand/raw/ | 
| D | Kconfig | 41 	tristate "Denali NAND controller on Intel Moorestown" 46 	  Denali NAND controller core. 49 	tristate "Denali NAND controller as a DT device" 54 	  controller as a DT device. 57 	tristate "Amstrad E3 NAND controller" 64 	tristate "OMAP2, OMAP3, OMAP4 and Keystone NAND controller" 90 	  This enables the driver for the NAND flash controller on the 94 	tristate "IBM/MCC 4xx NAND controller" 101 	tristate "Samsung S3C NAND controller" 104 	  This enables the NAND flash controller on the S3C24xx and S3C64xx [all …] 
 | 
| /Linux-v5.4/arch/arm/boot/dts/ | 
| D | exynos5410-pinctrl.dtsi | 13 		gpio-controller; 16 		interrupt-controller; 21 		gpio-controller; 24 		interrupt-controller; 29 		gpio-controller; 32 		interrupt-controller; 37 		gpio-controller; 40 		interrupt-controller; 45 		gpio-controller; 48 		interrupt-controller; [all …] 
 | 
| /Linux-v5.4/drivers/mmc/host/ | 
| D | Kconfig | 3 # MMC/SD host controller drivers 6 comment "MMC/SD/SDIO Host Controller Drivers" 28 	bool "Qualcomm Data Mover for SD Card Controller" 32 	  This selects the Qualcomm Data Mover lite/local on SD Card controller. 39 	bool "STMicroelectronics STM32 SDMMC Controller" 43 	  This selects the STMicroelectronics STM32 SDMMC host controller. 59 	tristate "Secure Digital Host Controller Interface support" 62 	  This selects the generic Secure Digital Host Controller Interface. 66 	  If you have a controller with this interface, say Y or M here. You 84 	  and performing I/O to a SDHCI controller through a bus that [all …] 
 | 
| /Linux-v5.4/drivers/staging/fbtft/ | 
| D | Kconfig | 20 	tristate "FB driver for the BD663474 LCD Controller" 26 	tristate "FB driver for the HX8340BN LCD Controller" 32 	tristate "FB driver for the HX8347D LCD Controller" 38 	tristate "FB driver for the HX8353D LCD Controller" 44 	tristate "FB driver for the HX8357D LCD Controller" 50 	tristate "FB driver for the ILI9163 LCD Controller" 56 	tristate "FB driver for the ILI9320 LCD Controller" 62 	tristate "FB driver for the ILI9325 LCD Controller" 68 	tristate "FB driver for the ILI9340 LCD Controller" 74 	tristate "FB driver for the ILI9341 LCD Controller" [all …] 
 | 
| /Linux-v5.4/drivers/usb/host/ | 
| D | Kconfig | 3 # USB Host Controller Drivers 5 comment "USB Host Controller Drivers" 14 	  Enable this option to support this chip in host controller mode. 24 	  The eXtensible Host Controller Interface (xHCI) is standard for USB 3.0 25 	  "SuperSpeed" host controller hardware. 60 	  Say 'Y' to enable the support for the xHCI host controller 68 	  Say 'Y' to enable the support for the xHCI host controller 78 	  Say 'Y' to enable the support for the xHCI host controller 86 	  Say 'Y' to enable the support for the xHCI host controller 95 	  Say 'Y' to enable the support for the xHCI host controller [all …] 
 | 
| /Linux-v5.4/Documentation/devicetree/bindings/clock/ | 
| D | exynos5433-clock.txt | 3 The Exynos5433 clock controller generates and supplies clock to various 9   - "samsung,exynos5433-cmu-top"   - clock controller compatible for CMU_TOP 12   - "samsung,exynos5433-cmu-cpif"  - clock controller compatible for CMU_CPIF 14   - "samsung,exynos5433-cmu-mif"   - clock controller compatible for CMU_MIF 15     which generates clocks for DRAM Memory Controller domain. 16   - "samsung,exynos5433-cmu-peric" - clock controller compatible for CMU_PERIC 18   - "samsung,exynos5433-cmu-peris" - clock controller compatible for CMU_PERIS 20   - "samsung,exynos5433-cmu-fsys"  - clock controller compatible for CMU_FSYS 22   - "samsung,exynos5433-cmu-g2d"   - clock controller compatible for CMU_G2D 24   - "samsung,exynos5433-cmu-disp"  - clock controller compatible for CMU_DISP [all …] 
 | 
| /Linux-v5.4/Documentation/devicetree/bindings/pinctrl/ | 
| D | samsung-pinctrl.txt | 1 Samsung GPIO and Pin Mux/Config controller 4 controller. It controls the input/output settings on the available pads/pins 10   - "samsung,s3c2412-pinctrl": for S3C2412-compatible pin-controller, 11   - "samsung,s3c2416-pinctrl": for S3C2416-compatible pin-controller, 12   - "samsung,s3c2440-pinctrl": for S3C2440-compatible pin-controller, 13   - "samsung,s3c2450-pinctrl": for S3C2450-compatible pin-controller, 14   - "samsung,s3c64xx-pinctrl": for S3C64xx-compatible pin-controller, 15   - "samsung,s5pv210-pinctrl": for S5PV210-compatible pin-controller, 16   - "samsung,exynos3250-pinctrl": for Exynos3250 compatible pin-controller. 17   - "samsung,exynos4210-pinctrl": for Exynos4210 compatible pin-controller. [all …] 
 | 
| /Linux-v5.4/drivers/pci/controller/ | 
| D | Kconfig | 3 menu "PCI controller drivers" 7 	bool "Marvell EBU PCIe controller" 15 	bool "Aardvark PCIe controller" 21 	 Add support for Aardvark 64bit PCIe Host Controller. This 22 	 controller is part of the South Bridge of the Marvel Armada 31 	bool "Cadence PCIe host controller" 37 	  Say Y here if you want to support the Cadence PCIe controller in host 38 	  mode. This PCIe controller may be embedded into many different vendors 42 	bool "Cadence PCIe endpoint controller" 47 	  Say Y here if you want to support the Cadence PCIe  controller in [all …] 
 | 
| /Linux-v5.4/Documentation/devicetree/bindings/gpio/ | 
| D | renesas,gpio-rcar.txt | 1 * Renesas R-Car GPIO Controller 6     - "renesas,gpio-r8a7743": for R8A7743 (RZ/G1M) compatible GPIO controller. 7     - "renesas,gpio-r8a7744": for R8A7744 (RZ/G1N) compatible GPIO controller. 8     - "renesas,gpio-r8a7745": for R8A7745 (RZ/G1E) compatible GPIO controller. 9     - "renesas,gpio-r8a77470": for R8A77470 (RZ/G1C) compatible GPIO controller. 10     - "renesas,gpio-r8a774a1": for R8A774A1 (RZ/G2M) compatible GPIO controller. 11     - "renesas,gpio-r8a774c0": for R8A774C0 (RZ/G2E) compatible GPIO controller. 12     - "renesas,gpio-r8a7778": for R8A7778 (R-Car M1) compatible GPIO controller. 13     - "renesas,gpio-r8a7779": for R8A7779 (R-Car H1) compatible GPIO controller. 14     - "renesas,gpio-r8a7790": for R8A7790 (R-Car H2) compatible GPIO controller. [all …] 
 | 
| /Linux-v5.4/drivers/gpio/ | 
| D | gpio-zevio.c | 3  * GPIO controller in LSI ZEVIO SoCs. 77 	struct zevio_gpio *controller = gpiochip_get_data(chip);  in zevio_gpio_get()  local 80 	spin_lock(&controller->lock);  in zevio_gpio_get() 81 	dir = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_DIRECTION);  in zevio_gpio_get() 83 		val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_INPUT);  in zevio_gpio_get() 85 		val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_OUTPUT);  in zevio_gpio_get() 86 	spin_unlock(&controller->lock);  in zevio_gpio_get() 93 	struct zevio_gpio *controller = gpiochip_get_data(chip);  in zevio_gpio_set()  local 96 	spin_lock(&controller->lock);  in zevio_gpio_set() 97 	val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_OUTPUT);  in zevio_gpio_set() [all …] 
 | 
| /Linux-v5.4/Documentation/devicetree/bindings/pci/ | 
| D | pci-msi.txt | 23 Documentation/devicetree/bindings/interrupt-controller/msi.txt. 32 - msi-map: Maps a Requester ID to an MSI controller and associated 34   (rid-base,msi-controller,msi-base,length), where: 38   * msi-controller is a single phandle to an MSI controller 47   the listed msi-controller, with the msi-specifier (r - rid-base + msi-base). 53   the root complex and MSI controller do not pass sideband data with MSI 54   writes, this property may be used to describe the MSI controller(s) 66 	msi: msi-controller@a { 68 		compatible = "vendor,some-controller"; 69 		msi-controller; [all …] 
 | 
| /Linux-v5.4/Documentation/devicetree/bindings/mux/ | 
| D | mux-controller.txt | 1 Common multiplexer controller bindings 4 A multiplexer (or mux) controller will have one, or several, consumer devices 5 that uses the mux controller. Thus, a mux controller can possibly control 7 multiplexer needed by each consumer, but a single mux controller can of course 10 A mux controller provides a number of states to its consumers, and the state 18 Mux controller consumers should specify a list of mux controllers that they 23 	mux-ctrl-phandle : phandle to mux controller node 25 			     given mux controller (controller specific) 27 Mux controller properties should be named "mux-controls". The exact meaning of 28 each mux controller property must be documented in the device tree binding for [all …] 
 | 
| /Linux-v5.4/arch/arm64/boot/dts/exynos/ | 
| D | exynos7-pinctrl.dtsi | 16 		gpio-controller; 19 		interrupt-controller; 33 		gpio-controller; 36 		interrupt-controller; 50 		gpio-controller; 53 		interrupt-controller; 58 		gpio-controller; 61 		interrupt-controller; 68 		gpio-controller; 71 		interrupt-controller; [all …] 
 | 
| /Linux-v5.4/drivers/mtd/spi-nor/ | 
| D | aspeed-smc.c | 3  * ASPEED Static Memory Controller driver 94 	struct aspeed_smc_controller *controller;  member 106 	struct mutex mutex;			/* controller access mutex */ 107 	const struct aspeed_smc_info *info;	/* type info of controller */ 108 	void __iomem *regs;			/* controller registers */ 197 #define SEGMENT_ADDR_REG(controller, cs)	\  argument 198 	((controller)->regs + SEGMENT_ADDR_REG0 + (cs) * 4) 258 	return BIT(chip->controller->info->we0 + chip->cs);  in aspeed_smc_chip_write_bit() 263 	struct aspeed_smc_controller *controller = chip->controller;  in aspeed_smc_chip_check_config()  local 266 	reg = readl(controller->regs + CONFIG_REG);  in aspeed_smc_chip_check_config() [all …] 
 | 
| /Linux-v5.4/Documentation/devicetree/bindings/interrupt-controller/ | 
| D | mrvl,intc.txt | 1 * Marvell MMP Interrupt controller 6 - reg : Address and length of the register set of the interrupt controller. 7   If the interrupt controller is intc, address and length means the range 8   of the whole interrupt controller. If the interrupt controller is mux-intc, 10   range of intc. mux-intc is secondary interrupt controller. 11 - reg-names : Name of the register set of the interrupt controller. It's 12   only required in mux-intc interrupt controller. 14   only required in mux-intc interrupt controller. 15 - interrupt-controller : Identifies the node as an interrupt controller. 19   controller. [all …] 
 | 
| /Linux-v5.4/drivers/usb/gadget/udc/ | 
| D | Kconfig | 4 #    (a) a peripheral controller, and 14 # both kinds of controller can also support "USB On-the-Go" (CONFIG_USB_OTG). 18 # USB Peripheral Controller Support 27 menu "USB Peripheral Controller" 47 	tristate "LPC32XX USB Peripheral Controller" 52 	   This option selects the USB device controller in the LPC32xx SoC. 62 	  USBA is the integrated high-speed USB Device controller on 81 	tristate "Broadcom BCM63xx Peripheral Controller" 92 	tristate "Freescale Highspeed USB DR Peripheral Controller" 96 	   Dual-Role(DR) USB controller, which supports device mode. [all …] 
 |