Home
last modified time | relevance | path

Searched full:cmn_refclk1_dig_div (Results 1 – 5 of 5) sorted by relevance

/Linux-v5.15/Documentation/devicetree/bindings/phy/
Dphy-cadence-sierra.yaml60 - const: cmn_refclk1_dig_div
146 clocks = <&cmn_refclk_dig_div>, <&cmn_refclk1_dig_div>;
147 clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div";
Dti,phy-j721e-wiz.yaml233 clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div";
/Linux-v5.15/drivers/phy/cadence/
Dphy-cadence-sierra.c158 CMN_REFCLK1_DIG_DIV, enumerator
354 clk_set_rate(phy->input_clks[CMN_REFCLK1_DIG_DIV], 25000000); in cdns_sierra_phy_init()
744 clk = devm_clk_get_optional(dev, "cmn_refclk1_dig_div"); in cdns_sierra_phy_get_clocks()
746 dev_err(dev, "cmn_refclk1_dig_div clock not found\n"); in cdns_sierra_phy_get_clocks()
750 sp->input_clks[CMN_REFCLK1_DIG_DIV] = clk; in cdns_sierra_phy_get_clocks()
/Linux-v5.15/drivers/phy/ti/
Dphy-j721e-wiz.c59 CMN_REFCLK1_DIG_DIV, enumerator
448 wiz->div_sel_field[CMN_REFCLK1_DIG_DIV] = in wiz_regfield_init()
451 if (IS_ERR(wiz->div_sel_field[CMN_REFCLK1_DIG_DIV])) { in wiz_regfield_init()
453 return PTR_ERR(wiz->div_sel_field[CMN_REFCLK1_DIG_DIV]); in wiz_regfield_init()
/Linux-v5.15/arch/arm64/boot/dts/ti/
Dk3-j721e-main.dtsi410 clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
470 clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
530 clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
590 clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",