Home
last modified time | relevance | path

Searched full:clk_ext1 (Results 1 – 12 of 12) sorted by relevance

/Linux-v6.1/Documentation/devicetree/bindings/clock/
Dimx8m-clock.yaml71 - const: clk_ext1
90 - const: clk_ext1
104 clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
106 clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
115 clocks = <&ckil>, <&osc_25m>, <&osc_27m>, <&clk_ext1>,
117 clock-names = "ckil", "osc_25m", "osc_27m", "clk_ext1",
Dimx93-clock.yaml38 - const: clk_ext1
/Linux-v6.1/drivers/clk/imx/
Dclk-imx8mn.c68 "clk_ext1", "clk_ext4", };
72 "clk_ext1", "clk_ext3", };
139 "clk_ext1", "clk_ext2", "clk_ext3",
215 "sys_pll1_40m", "sys_pll3_out", "clk_ext1",
219 "sys_pll1_40m", "sys_pll3_out", "clk_ext1",
232 "audio_pll1_out", "clk_ext1", };
236 "audio_pll1_out", "clk_ext1", };
240 "audio_pll1_out", "clk_ext1", };
244 "audio_pll1_out", "clk_ext1", };
248 "audio_pll1_out", "clk_ext1", };
[all …]
Dclk-imx8mp.c69 "clk_ext1", "sys_pll2_500m", };
89 "clk_ext1", "sys_pll2_500m", };
93 "clk_ext1", "sys_pll1_133m", };
169 "clk_ext1", "clk_ext2", };
181 "clk_ext1", "clk_ext2", };
196 "clk_ext1", "clk_ext2", "clk_ext3",
204 "clk_ext1", "clk_ext2", "clk_ext3",
280 "sys_pll1_40m", "sys_pll3_out", "clk_ext1",
284 "sys_pll1_40m", "sys_pll3_out", "clk_ext1",
297 "audio_pll1_out", "clk_ext1" };
[all …]
Dclk-imx8mm.c69 "sys_pll1_40m", "audio_pll2_out", "clk_ext1", "clk_ext4", };
72 "sys_pll1_40m", "audio_pll2_out", "clk_ext1", "clk_ext3", };
119 …ar *imx8mm_pcie1_phy_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll2_500m", "clk_ext1", "clk_ext2",
132 "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", };
141 "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", };
158 … *imx8mm_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2",
216 "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", };
219 "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", };
228 "video_pll1_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" };
269 …tic const char *imx8mm_pcie2_phy_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll2_500m", "clk_ext1",
[all …]
Dclk-imx8mq.c69 …5m", "sys1_pll_800m", "sys3_pll_out", "sys1_pll_400m", "audio_pll2_out", "clk_ext1", "clk_ext4", };
72 "sys1_pll_40m", "audio_pll2_out", "clk_ext1", "clk_ext3", };
118 …nst imx8mq_pcie1_phy_sels[] = {"osc_25m", "sys2_pll_100m", "sys2_pll_500m", "clk_ext1", "clk_ext2",
128 …l1_out", "audio_pll2_out", "video_pll1_out", "sys1_pll_133m", "osc_27m", "clk_ext1", "clk_ext2", };
134 …l1_out", "audio_pll2_out", "video_pll1_out", "sys1_pll_133m", "osc_27m", "clk_ext1", "clk_ext2", };
147 …t imx8mq_enet_timer_sels[] = {"osc_25m", "sys2_pll_100m", "audio_pll1_out", "clk_ext1", "clk_ext2",
205 "sys3_pll_out", "clk_ext1", "sys1_pll_80m", "video_pll1_out", };
208 "sys3_pll_out", "clk_ext1", "sys1_pll_80m", "video_pll1_out", };
217 "sys1_pll_80m", "audio_pll1_out", "clk_ext1", };
258 …st char * const imx8mq_pcie2_phy_sels[] = {"osc_25m", "sys2_pll_100m", "sys2_pll_500m", "clk_ext1",
[all …]
Dclk-imx93.c40 {"osc_24m", "audio_pll", "video_pll", "clk_ext1"},
42 {"osc_24m", "sys_pll_pfd0", "audio_pll", "clk_ext1"},
275 clks[IMX93_CLK_EXT1] = imx_obtain_fixed_clk_hw(np, "clk_ext1"); in imx93_clocks_probe()
/Linux-v6.1/arch/arm64/boot/dts/freescale/
Dimx93.dtsi77 clk_ext1: clock-ext1 { label
81 clock-output-names = "clk_ext1";
222 clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>;
223 clock-names = "osc_32k", "osc_24m", "clk_ext1";
Dimx8mn.dtsi191 clk_ext1: clock-ext1 { label
195 clock-output-names = "clk_ext1";
615 clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
617 clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
Dimx8mp.dtsi176 clk_ext1: clock-ext1 { label
180 clock-output-names = "clk_ext1";
485 clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
487 clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
Dimx8mm.dtsi191 clk_ext1: clock-ext1 { label
195 clock-output-names = "clk_ext1";
618 clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
620 clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
Dimx8mq.dtsi73 clk_ext1: clock-ext1 { label
77 clock-output-names = "clk_ext1";
647 <&clk_ext1>, <&clk_ext2>,
650 "clk_ext1", "clk_ext2",