Home
last modified time | relevance | path

Searched full:xtal (Results 1 – 25 of 350) sorted by relevance

12345678910>>...14

/Linux-v6.1/arch/arm/boot/dts/
Dmeson6.dtsi51 clocks = <&xtal>, <&clk81>;
52 clock-names = "xtal", "pclk";
56 clocks = <&xtal>, <&clk81>, <&clk81>;
57 clock-names = "xtal", "pclk", "baud";
61 clocks = <&xtal>, <&clk81>, <&clk81>;
62 clock-names = "xtal", "pclk", "baud";
66 clocks = <&xtal>, <&clk81>, <&clk81>;
67 clock-names = "xtal", "pclk", "baud";
71 clocks = <&xtal>, <&clk81>, <&clk81>;
72 clock-names = "xtal", "pclk", "baud";
Dmeson8.dtsi256 clocks = <&xtal>;
257 clock-names = "xtal";
613 clocks = <&xtal>, <&ddr_clkc DDR_CLKID_DDR_PLL>;
614 clock-names = "xtal", "ddr_pll";
699 clocks = <&xtal>, <&clkc CLKID_SAR_ADC>;
708 clocks = <&xtal>,
734 clocks = <&xtal>, <&clkc CLKID_CLK81>;
735 clock-names = "xtal", "pclk";
740 clocks = <&xtal>, <&clkc CLKID_CLK81>, <&clkc CLKID_CLK81>;
741 clock-names = "xtal", "pclk", "baud";
[all …]
Dmeson8b.dtsi233 clocks = <&xtal>;
234 clock-names = "xtal";
591 clocks = <&xtal>, <&ddr_clkc DDR_CLKID_DDR_PLL>;
592 clock-names = "xtal", "ddr_pll";
691 clocks = <&xtal>, <&clkc CLKID_SAR_ADC>;
700 clocks = <&xtal>,
722 clocks = <&xtal>, <&clkc CLKID_CLK81>;
723 clock-names = "xtal", "pclk";
728 clocks = <&xtal>, <&clkc CLKID_CLK81>, <&clkc CLKID_CLK81>;
729 clock-names = "xtal", "pclk", "baud";
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/clock/
Darmada3700-xtal-clock.txt1 * Xtal Clock bindings for Marvell Armada 37xx SoCs
3 Marvell Armada 37xx SoCs allow to determine the xtal clock frequencies by
12 "marvell,armada-3700-xtal-clock"
17 output names ("xtal")
24 xtalclk: xtal-clk {
25 compatible = "marvell,armada-3700-xtal-clock";
26 clock-output-names = "xtal";
Dsilabs,si5351.txt23 handles, shall be xtal reference clock or xtal and clkin for
24 si5351c only. Corresponding clock input names are "xtal" and
46 2 = xtal
78 /* connect xtal input to 25MHz reference */
80 clock-names = "xtal";
82 /* connect xtal input as source of pll0 and pll1 */
119 * - xtal as clock source of output divider
Damlogic,gxbb-clkc.txt17 * "xtal": the platform xtal
40 clocks = <&xtal>;
41 clock-names = "xtal";
Dmarvell,armada-3700-uart-clock.yaml23 "TBG-A-P", "TBG-B-P", "TBG-A-S", "TBG-B-S", "xtal"
28 used for UART (most probably xtal) for smooth boot log on UART.
36 - const: xtal
57 clock-names = "TBG-A-P", "TBG-B-P", "TBG-A-S", "TBG-B-S", "xtal";
Damlogic,gxbb-aoclkc.txt17 * "xtal" : the platform xtal
51 clocks = <&xtal>, <&clkc CLKID_CLK81>;
52 clock-names = "xtal", "mpeg-clk";
Dnxp,lpc3220-clk.txt11 "xtal_32k" and may have optional "xtal"
27 clocks = <&xtal_32k>, <&xtal>;
28 clock-names = "xtal_32k", "xtal";
Damlogic,meson8-ddr-clkc.yaml26 - const: xtal
45 clocks = <&xtal>;
46 clock-names = "xtal";
/Linux-v6.1/arch/arm64/boot/dts/amlogic/
Dmeson-a1.dtsi113 clocks = <&xtal>, <&xtal>, <&xtal>;
114 clock-names = "xtal", "pclk", "baud";
123 clocks = <&xtal>, <&xtal>, <&xtal>;
124 clock-names = "xtal", "pclk", "baud";
155 xtal: xtal-clk { label
158 clock-output-names = "xtal";
Dmeson-gxbb.dtsi286 clocks = <&xtal>, <&clkc CLKID_CLK81>;
287 clock-names = "xtal", "mpeg-clk";
324 clocks = <&xtal>;
325 clock-names = "xtal";
769 clocks = <&xtal>,
818 clocks = <&xtal>, <&clkc CLKID_UART0>, <&xtal>;
819 clock-names = "xtal", "pclk", "baud";
823 clocks = <&xtal>, <&clkc_AO CLKID_AO_UART1>, <&xtal>;
824 clock-names = "xtal", "pclk", "baud";
828 clocks = <&xtal>, <&clkc_AO CLKID_AO_UART2>, <&xtal>;
[all …]
Dmeson-gxl.dtsi310 clocks = <&xtal>, <&clkc CLKID_CLK81>;
311 clock-names = "xtal", "mpeg-clk";
336 clocks = <&xtal>;
337 clock-names = "xtal";
838 clocks = <&xtal>,
887 clocks = <&xtal>, <&clkc CLKID_UART0>, <&xtal>;
888 clock-names = "xtal", "pclk", "baud";
892 clocks = <&xtal>, <&clkc_AO CLKID_AO_UART1>, <&xtal>;
893 clock-names = "xtal", "pclk", "baud";
897 clocks = <&xtal>, <&clkc_AO CLKID_AO_UART2>, <&xtal>;
[all …]
Dmeson-s4.dtsi57 xtal: xtal-clk { label
60 clock-output-names = "xtal";
127 clocks = <&xtal>, <&xtal>, <&xtal>;
128 clock-names = "xtal", "pclk", "baud";
/Linux-v6.1/drivers/clk/pistachio/
Dclk-pistachio.c70 DIV(CLK_RPU_SLEEP_DIV, "rpu_sleep_div", "xtal", 0x224, 10),
105 PNAME(mux_xtal_audio_refclk) = { "xtal", "audio_clk_in_gate" };
106 PNAME(mux_xtal_mips) = { "xtal", "mips_pll" };
107 PNAME(mux_xtal_audio) = { "xtal", "audio_pll", "audio_in" };
109 PNAME(mux_xtal_rpu_v) = { "xtal", "rpu_v_pll" };
110 PNAME(mux_xtal_rpu_l) = { "xtal", "rpu_l_pll" };
112 PNAME(mux_xtal_wifi) = { "xtal", "wifi_pll" };
113 PNAME(mux_xtal_wifi_div4) = { "xtal", "wifi_div4" };
114 PNAME(mux_xtal_wifi_div8) = { "xtal", "wifi_div8" };
117 PNAME(mux_xtal_sys) = { "xtal", "sys_pll" };
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/serial/
Damlogic,meson-uart.yaml50 - description: external xtal clock identifier
52 - description: the source of the baudrate generator, can be either the xtal or the pclk
56 - const: xtal
80 clocks = <&xtal>, <&pclk>, <&xtal>;
81 clock-names = "xtal", "pclk", "baud";
/Linux-v6.1/sound/soc/samsung/
Ds3c24xx_uda134x.c21 struct clk *xtal; member
60 priv->xtal = clk_get(rtd->dev, "xtal"); in s3c24xx_uda134x_startup()
61 if (IS_ERR(priv->xtal)) { in s3c24xx_uda134x_startup()
62 dev_err(rtd->dev, "%s cannot get xtal\n", __func__); in s3c24xx_uda134x_startup()
63 ret = PTR_ERR(priv->xtal); in s3c24xx_uda134x_startup()
69 clk_put(priv->xtal); in s3c24xx_uda134x_startup()
79 rates[i*33] = clk_get_rate(priv->xtal) / fs; in s3c24xx_uda134x_startup()
110 clk_put(priv->xtal); in s3c24xx_uda134x_shutdown()
111 priv->xtal = NULL; in s3c24xx_uda134x_shutdown()
/Linux-v6.1/drivers/media/dvb-frontends/
Dcxd2841er.c60 enum cxd2841er_xtal xtal; member
312 static u32 cxd2841er_calc_iffreq_xtal(enum cxd2841er_xtal xtal, u32 ifhz) in cxd2841er_calc_iffreq_xtal() argument
317 do_div(tmp, ((xtal == SONY_XTAL_24000) ? 48000000 : 41000000)); in cxd2841er_calc_iffreq_xtal()
792 switch (priv->xtal) { in cxd2841er_shutdown_to_sleep_s()
805 dev_dbg(&priv->i2c->dev, "%s(): invalid demod xtal %d\n", in cxd2841er_shutdown_to_sleep_s()
806 __func__, priv->xtal); in cxd2841er_shutdown_to_sleep_s()
854 switch (priv->xtal) { in cxd2841er_shutdown_to_sleep_tc()
2122 seq_not2d_time = (priv->xtal == SONY_XTAL_24000)?0x0E:0x0C; in cxd2841er_dvbt2_set_profile()
2127 seq_not2d_time = (priv->xtal == SONY_XTAL_24000)?0x2E:0x28; in cxd2841er_dvbt2_set_profile()
2132 seq_not2d_time = (priv->xtal == SONY_XTAL_24000)?0x2E:0x28; in cxd2841er_dvbt2_set_profile()
[all …]
/Linux-v6.1/arch/arm/mach-s3c/
Ds3c24xx.h22 extern void s3c2410_init_clocks(int xtal);
36 extern void s3c2412_init_clocks(int xtal);
50 extern void s3c2416_init_clocks(int xtal);
72 extern void s3c2440_init_clocks(int xtal);
82 extern void s3c2442_init_clocks(int xtal);
93 extern void s3c2443_init_clocks(int xtal);
/Linux-v6.1/Documentation/devicetree/bindings/timer/
Damlogic,meson6-timer.txt8 - clocks : phandles to the pclk (system clock) and XTAL clocks
9 - clock-names : must contain "pclk" and "xtal"
20 clocks = <&xtal>, <&clk81>;
21 clock-names = "xtal", "pclk";
/Linux-v6.1/drivers/media/pci/cx18/
Dcx18-av-audio.c66 /* xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz pre-postdiv*/ in set_audclk_freq()
70 /* xtal * 0xd.bb3a060/0x20 = 32000 * 384: 393 MHz p-pd*/ in set_audclk_freq()
74 /* 0x1.f77f = (4 * xtal/8*2/455) / 32000 */ in set_audclk_freq()
101 /* xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz pre-postdiv*/ in set_audclk_freq()
105 /* xtal * 0xe.3150f90/0x18 = 44100 * 384: 406 MHz p-pd*/ in set_audclk_freq()
109 /* 0x1.6d59 = (4 * xtal/8*2/455) / 44100 */ in set_audclk_freq()
136 /* xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz pre-postdiv*/ in set_audclk_freq()
140 /* xtal * 0xe.2913d68/0x16 = 48000 * 384: 406 MHz p-pd*/ in set_audclk_freq()
144 /* 0x1.4faa = (4 * xtal/8*2/455) / 48000 */ in set_audclk_freq()
173 /* xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz pre-postdiv*/ in set_audclk_freq()
[all …]
/Linux-v6.1/drivers/clk/mvebu/
Darmada-37xx-xtal.c3 * Marvell Armada 37xx SoC xtal clocks
22 const char *xtal_name = "xtal"; in armada_3700_xtal_clock_probe()
76 { .compatible = "marvell,armada-3700-xtal-clock", },
84 .name = "marvell-armada-3700-xtal-clock",
/Linux-v6.1/drivers/clk/renesas/
Drcar-usb2-clock-sel.c41 bool xtal; member
50 priv->extal, priv->xtal, val); in usb2_clock_sel_enable_extal_only()
52 if (priv->extal && !priv->xtal && val != CLKSET0_EXTAL_ONLY) in usb2_clock_sel_enable_extal_only()
58 if (priv->extal && !priv->xtal) in usb2_clock_sel_disable_extal_only()
172 priv->xtal = !!clk_get_rate(clk); in rcar_usb2_clock_sel_probe()
176 if (!priv->extal && !priv->xtal) { in rcar_usb2_clock_sel_probe()
/Linux-v6.1/drivers/phy/ralink/
Dphy-mt7621-pci.c71 * @sys_clk: pointer to the system XTAL clock
128 /* Debug Xtal Type */ in mt7621_set_phy_for_ssc()
143 if (clk_rate == 40000000) { /* 40MHz Xtal */ in mt7621_set_phy_for_ssc()
148 dev_dbg(dev, "Xtal is 40MHz\n"); in mt7621_set_phy_for_ssc()
175 dev_dbg(dev, "Xtal is 25MHz\n"); in mt7621_set_phy_for_ssc()
176 } else { /* 20MHz Xtal */ in mt7621_set_phy_for_ssc()
180 dev_dbg(dev, "Xtal is 20MHz\n"); in mt7621_set_phy_for_ssc()
200 if (clk_rate == 40000000) { /* 40MHz Xtal */ in mt7621_set_phy_for_ssc()
/Linux-v6.1/Documentation/devicetree/bindings/net/ieee802154/
Dat86rf230.txt15 - xtal-trim: u8 value for fine tuning the internal capacitance
16 arrays of xtal pins: 0 = +0 pF, 0xf = +4.5 pF
26 xtal-trim = /bits/ 8 <0x06>;

12345678910>>...14