Searched full:aapcs (Results 1 – 13 of 13) sorted by relevance
| /Linux-v5.15/arch/arm64/lib/ |
| D | kasan_sw_tags.S | 12 * A compiler-generated thunk calls this with a non-AAPCS calling
32 * To call a regular AAPCS function we must save x2 to x15 (which we can
|
| /Linux-v5.15/arch/arm64/kernel/ |
| D | efi-rt-wrapper.S | 13 * Register x18 is designated as the 'platform' register by the AAPCS,
|
| D | ftrace.c | 144 * All instrumented functions follow the AAPCS, so x0-x8 and x19-x30 are live,
159 * being traced, the MOV is not harmful given x9 is not live per the AAPCS.
|
| D | entry-ftrace.S | 26 * Each instrumented function follows the AAPCS, so here x0-x8 and x18-x30 are
106 * x19-x29 per the AAPCS, and we created frame records upon entry, so we need
|
| D | syscall.c | 65 * applying stack alignment constraints: the AAPCS mandates a in invoke_syscall()
|
| /Linux-v5.15/Documentation/devicetree/bindings/arm/ |
| D | psci.yaml | 23 in a manner similar to that specified by AAPCS:
|
| /Linux-v5.15/tools/testing/selftests/wireguard/qemu/ |
| D | Makefile | 99 CFLAGS += -march=armv7-a -mtune=cortex-a15 -mabi=aapcs-linux
109 CFLAGS += -march=armv7-a -mabi=aapcs-linux # We don't pass -mtune=cortex-a15 due to a compiler bug …
|
| /Linux-v5.15/arch/arm64/kernel/vdso32/ |
| D | Makefile | 60 VDSO_CAFLAGS += -mabi=aapcs-linux -mfloat-abi=soft
|
| /Linux-v5.15/arch/arm/ |
| D | Makefile | 103 CFLAGS_ABI :=-mabi=aapcs-linux -mfpu=vfp
|
| /Linux-v5.15/arch/arm/crypto/ |
| D | aes-ce-core.S | 124 * Internal, non-AAPCS compliant functions that implement the core AES
|
| /Linux-v5.15/arch/arm/mm/ |
| D | proc-v7.S | 260 @ Invoke the v7_invalidate_l1() function, which adheres to the AAPCS
|
| /Linux-v5.15/arch/arm64/net/ |
| D | bpf_jit_comp.c | 228 /* Save FP and LR registers to stay align with ARM64 AAPCS */ in build_prologue()
|
| /Linux-v5.15/tools/include/nolibc/ |
| D | nolibc.h | 774 "and %r3, %r1, $-8\n" // AAPCS : sp must be 8-byte aligned in the
|
