Home
last modified time | relevance | path

Searched refs:sdhci_readw (Results 1 – 24 of 24) sorted by relevance

/Linux-v6.6/drivers/mmc/host/
Dsdhci.c60 sdhci_readw(host, SDHCI_HOST_VERSION)); in sdhci_dumpregs()
62 sdhci_readw(host, SDHCI_BLOCK_SIZE), in sdhci_dumpregs()
63 sdhci_readw(host, SDHCI_BLOCK_COUNT)); in sdhci_dumpregs()
66 sdhci_readw(host, SDHCI_TRANSFER_MODE)); in sdhci_dumpregs()
75 sdhci_readw(host, SDHCI_CLOCK_CONTROL)); in sdhci_dumpregs()
83 sdhci_readw(host, SDHCI_AUTO_CMD_STATUS), in sdhci_dumpregs()
84 sdhci_readw(host, SDHCI_SLOT_INT_STATUS)); in sdhci_dumpregs()
89 sdhci_readw(host, SDHCI_COMMAND), in sdhci_dumpregs()
98 sdhci_readw(host, SDHCI_HOST_CONTROL2)); in sdhci_dumpregs()
130 ctrl2 = sdhci_readw(host, SDHCI_HOST_CONTROL2); in sdhci_do_enable_v4_mode()
[all …]
Dsdhci-milbeaut.c92 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_reset()
105 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_reset()
189 ctl = sdhci_readw(host, F_SDH30_AHB_CONFIG); in sdhci_milbeaut_vendor_init()
218 ctl = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_init()
Dsdhci-pci-o2micro.c132 scratch = sdhci_readw(host, O2_PLL_DLL_WDT_CONTROL1); in sdhci_o2_enable_internal_clock()
159 if (!(sdhci_readw(host, O2_PLL_DLL_WDT_CONTROL1) & O2_PLL_LOCK_STATUS)) in sdhci_o2_get_cd()
205 reg = sdhci_readw(host, O2_SD_VENDOR_SETTING); in sdhci_o2_set_tuning_mode()
217 u16 ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2); in __sdhci_o2_execute_tuning()
338 scratch = sdhci_readw(host, O2_SD_MISC_CTRL); in sdhci_o2_execute_tuning()
350 reg_val = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_o2_execute_tuning()
374 reg_val = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_o2_execute_tuning()
420 scratch = sdhci_readw(host, O2_SD_MISC_CTRL); in sdhci_o2_execute_tuning()
670 scratch16 = sdhci_readw(host, O2_SD_PCIE_SWITCH); in sdhci_pci_o2_init_sd_express()
Dsdhci-pci-gli.c322 ctrl2 = sdhci_readw(host, SDHCI_HOST_CONTROL2); in gli_set_9750()
342 ctrl2 = sdhci_readw(host, SDHCI_HOST_CONTROL2); in gli_set_9750()
388 ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2); in __sdhci_execute_tuning_9750()
1005 value = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in gl9767_init_sd_express()
1039 value = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in gl9767_init_sd_express()
1167 ctrl_2 = sdhci_readw(host, SDHCI_HOST_CONTROL2); in sdhci_set_gl9763e_signaling()
1347 clock = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in gl9763e_runtime_suspend()
1363 clock = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in gl9763e_runtime_resume()
1370 if (read_poll_timeout(sdhci_readw, clock, (clock & SDHCI_CLOCK_INT_STABLE), in gl9763e_runtime_resume()
Dsdhci_f_sdh30.c77 if (sdhci_readw(host, SDHCI_CLOCK_CONTROL) == 0) in sdhci_f_sdh30_reset()
173 ctrl = sdhci_readw(host, F_SDH30_AHB_CONFIG); in sdhci_f_sdh30_probe()
Dsdhci-sprd.c178 u16 ctrl = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_sprd_sd_clk_off()
188 ctrl = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_sprd_sd_clk_on()
339 ctrl_2 = sdhci_readw(host, SDHCI_HOST_CONTROL2); in sdhci_sprd_set_uhs_signaling()
535 ctrl_2 = sdhci_readw(host, SDHCI_HOST_CONTROL2); in sdhci_sprd_hs400_enhanced_strobe()
804 host->version = sdhci_readw(host, SDHCI_HOST_VERSION); in sdhci_sprd_probe()
Dsdhci-of-dwcmshc.c167 ctrl_2 = sdhci_readw(host, SDHCI_HOST_CONTROL2); in dwcmshc_set_uhs_signaling()
185 ctrl = sdhci_readw(host, priv->vendor_specific_area1 + DWCMSHC_EMMC_CONTROL); in dwcmshc_set_uhs_signaling()
680 ctrl = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in dwcmshc_enable_card_clk()
691 ctrl = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in dwcmshc_disable_card_clk()
Dsdhci-pci-dwc-mshc.c36 vendor_ptr = sdhci_readw(host, SDHCI_VENDOR_PTR_R); in sdhci_snps_set_clock()
Dsdhci-pci-arasan.c101 val = sdhci_readw(host, PHY_ADDR_REG); in arasan_phy_addr_poll()
125 *data = sdhci_readw(host, PHY_DAT_REG) & DATA_MASK; in arasan_phy_read()
Dsdhci-xenon.c38 reg = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in xenon_enable_internal_clk()
201 ctrl_2 = sdhci_readw(host, SDHCI_HOST_CONTROL2); in xenon_set_uhs_signaling()
297 reg = sdhci_readw(host, SDHCI_HOST_CONTROL2); in xenon_set_ios()
Dsdhci-of-at91.c76 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock()
89 if (read_poll_timeout(sdhci_readw, clk, (clk & SDHCI_CLOCK_INT_STABLE), in sdhci_at91_set_clock()
Dsdhci-acpi.c485 preset = sdhci_readw(host, SDHCI_PRESET_FOR_SDR104); in amd_select_drive_strength()
550 val = sdhci_readw(host, SDHCI_HOST_CONTROL2); in amd_set_ios()
554 val = sdhci_readw(host, SDHCI_HOST_CONTROL2); in amd_set_ios()
Dsdhci.h707 static inline u16 sdhci_readw(struct sdhci_host *host, int reg) in sdhci_readw() function
745 static inline u16 sdhci_readw(struct sdhci_host *host, int reg) in sdhci_readw() function
Dsdhci-s3c.c386 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock()
402 while (!((clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL)) in sdhci_cmu_set_clock()
Dsdhci-of-esdhc.c1224 command = SDHCI_GET_CMD(sdhci_readw(host, in esdhc_irq()
1227 sdhci_readw(host, SDHCI_BLOCK_COUNT) && in esdhc_irq()
1355 host_ver = sdhci_readw(host, SDHCI_HOST_VERSION); in esdhc_init()
Dsdhci-brcmstb.c104 ctrl_2 = sdhci_readw(host, SDHCI_HOST_CONTROL2); in sdhci_brcmstb_set_uhs_signaling()
Dsdhci-st.c261 u16 ctrl_2 = sdhci_readw(host, SDHCI_HOST_CONTROL2); in sdhci_st_set_uhs_signaling()
Dsdhci-pxav3.c248 ctrl_2 = sdhci_readw(host, SDHCI_HOST_CONTROL2); in pxav3_set_uhs_signaling()
Dsdhci-msm.c1327 ctrl_2 = sdhci_readw(host, SDHCI_HOST_CONTROL2); in sdhci_msm_set_uhs_signaling()
1780 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in __sdhci_msm_set_clock()
2209 ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2); in sdhci_msm_start_signal_voltage_switch()
2238 ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2); in sdhci_msm_start_signal_voltage_switch()
Dsdhci-of-arasan.c1088 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in arasan_zynqmp_dll_reset()
1095 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in arasan_zynqmp_dll_reset()
Dsdhci-xenon-phy.c360 if (sdhci_readw(host, XENON_SLOT_EXT_PRESENT_STATE) & in xenon_emmc_phy_enable_dll()
Dsdhci-pci-core.c1637 val = sdhci_readw(host, SDHCI_HOST_CONTROL2); in amd_tuning_reset()
1641 val = sdhci_readw(host, SDHCI_HOST_CONTROL2); in amd_tuning_reset()
Dsdhci-tegra.c256 reg = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in tegra_sdhci_configure_card_clk()
Dsdhci-esdhc-imx.c1559 mode = sdhci_readw(host, SDHCI_TRANSFER_MODE); in esdhc_cqe_enable()