Home
last modified time | relevance | path

Searched refs:reg_encode (Results 1 – 6 of 6) sorted by relevance

/Linux-v6.6/drivers/net/ipa/
Dipa_main.c314 val = reg_encode(reg, GEN_QMB_0_MAX_WRITES, data0->max_writes); in ipa_hardware_config_qsb()
316 val |= reg_encode(reg, GEN_QMB_1_MAX_WRITES, data1->max_writes); in ipa_hardware_config_qsb()
323 val = reg_encode(reg, GEN_QMB_0_MAX_READS, data0->max_reads); in ipa_hardware_config_qsb()
325 val |= reg_encode(reg, GEN_QMB_0_MAX_READS_BEATS, in ipa_hardware_config_qsb()
328 val = reg_encode(reg, GEN_QMB_1_MAX_READS, data1->max_reads); in ipa_hardware_config_qsb()
330 val |= reg_encode(reg, GEN_QMB_1_MAX_READS_BEATS, in ipa_hardware_config_qsb()
380 val = reg_encode(reg, DPL_TIMESTAMP_LSB, DPL_TIMESTAMP_SHIFT); in ipa_qtime_config()
383 val = reg_encode(reg, TAG_TIMESTAMP_LSB, TAG_TIMESTAMP_SHIFT); in ipa_qtime_config()
384 val = reg_encode(reg, NAT_TIMESTAMP_LSB, NAT_TIMESTAMP_SHIFT); in ipa_qtime_config()
390 val = reg_encode(reg, PULSE_GRAN_0, IPA_GRAN_100_US); in ipa_qtime_config()
[all …]
Dipa_endpoint.c661 val |= reg_encode(reg, CS_METADATA_HDR_OFFSET, off); in ipa_endpoint_init_cfg()
674 val |= reg_encode(reg, CS_OFFLOAD_EN, enabled); in ipa_endpoint_init_cfg()
691 val = reg_encode(reg, NAT_EN, IPA_NAT_TYPE_BYPASS); in ipa_endpoint_init_nat()
725 val = reg_encode(reg, HDR_LEN, header_size & field_max); in ipa_header_size_encode()
734 val |= reg_encode(reg, HDR_LEN_MSB, header_size); in ipa_header_size_encode()
747 val = reg_encode(reg, HDR_OFST_METADATA, offset); in ipa_metadata_offset_encode()
756 val |= reg_encode(reg, HDR_OFST_METADATA_MSB, offset); in ipa_metadata_offset_encode()
812 val |= reg_encode(reg, HDR_OFST_PKT_SIZE, off); in ipa_endpoint_init_hdr()
856 val |= reg_encode(reg, HDR_PAD_TO_ALIGNMENT, pad_align); in ipa_endpoint_init_hdr_ext()
870 val |= reg_encode(reg, HDR_OFST_PKT_SIZE_MSB, off); in ipa_endpoint_init_hdr_ext()
[all …]
Dipa_resource.c79 val = reg_encode(reg, X_MIN_LIM, xlimits->min); in ipa_resource_config_common()
80 val |= reg_encode(reg, X_MAX_LIM, xlimits->max); in ipa_resource_config_common()
82 val |= reg_encode(reg, Y_MIN_LIM, ylimits->min); in ipa_resource_config_common()
83 val |= reg_encode(reg, Y_MAX_LIM, ylimits->max); in ipa_resource_config_common()
Dgsi.c187 val = reg_encode(reg, CHTYPE_PROTOCOL, type); in ch_c_cntxt_0_type_encode()
193 return val | reg_encode(reg, CHTYPE_PROTOCOL_MSB, type); in ch_c_cntxt_0_type_encode()
423 val = reg_encode(reg, EV_CHID, evt_ring_id); in gsi_evt_ring_command()
424 val |= reg_encode(reg, EV_OPCODE, opcode); in gsi_evt_ring_command()
540 val = reg_encode(reg, CH_CHID, channel_id); in gsi_channel_command()
541 val |= reg_encode(reg, CH_OPCODE, opcode); in gsi_channel_command()
727 val = reg_encode(reg, EV_CHTYPE, GSI_CHANNEL_TYPE_GPI); in gsi_evt_ring_program()
730 val |= reg_encode(reg, EV_ELEMENT_SIZE, GSI_RING_ELEMENT_SIZE); in gsi_evt_ring_program()
734 val = reg_encode(reg, R_LENGTH, ring->count * GSI_RING_ELEMENT_SIZE); in gsi_evt_ring_program()
751 val = reg_encode(reg, EV_MODT, GSI_EVT_RING_INT_MODT); in gsi_evt_ring_program()
[all …]
Dreg.h100 static inline u32 reg_encode(const struct reg *reg, u32 field_id, u32 val) in reg_encode() function
Dipa_mem.c118 val = reg_encode(reg, IPA_BASE_ADDR, offset); in ipa_mem_setup()