Home
last modified time | relevance | path

Searched refs:regCP_ME_IC_BASE_CNTL (Results 1 – 3 of 3) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/amd/amdgpu/
Dgfx_v11_0.c2038 tmp = RREG32_SOC15(GC, 0, regCP_ME_IC_BASE_CNTL); in gfx_v11_0_config_me_cache()
2043 WREG32_SOC15(GC, 0, regCP_ME_IC_BASE_CNTL, tmp); in gfx_v11_0_config_me_cache()
2279 tmp = RREG32_SOC15(GC, 0, regCP_ME_IC_BASE_CNTL); in gfx_v11_0_config_me_cache_rs64()
2283 WREG32_SOC15(GC, 0, regCP_ME_IC_BASE_CNTL, tmp); in gfx_v11_0_config_me_cache_rs64()
2980 tmp = RREG32_SOC15(GC, 0, regCP_ME_IC_BASE_CNTL); in gfx_v11_0_cp_gfx_load_me_microcode_rs64()
2984 WREG32_SOC15(GC, 0, regCP_ME_IC_BASE_CNTL, tmp); in gfx_v11_0_cp_gfx_load_me_microcode_rs64()
/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_11_0_0_offset.h9720 #define regCP_ME_IC_BASE_CNTL … macro
Dgc_11_0_3_offset.h10282 #define regCP_ME_IC_BASE_CNTL … macro