Home
last modified time | relevance | path

Searched refs:regABM2_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_4_offset.h14941 #define regABM2_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
Ddcn_3_1_5_offset.h7823 #define regABM2_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
Ddcn_3_1_2_offset.h8060 #define regABM2_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
Ddcn_3_2_1_offset.h7209 #define regABM2_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
Ddcn_3_2_0_offset.h7210 #define regABM2_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
Ddcn_3_1_6_offset.h8284 #define regABM2_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro