Home
last modified time | relevance | path

Searched refs:mmUVD_VCPU_CACHE_SIZE3_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_offset.h700 #define mmUVD_VCPU_CACHE_SIZE3_BASE_IDX … macro
Dvcn_2_0_0_offset.h629 #define mmUVD_VCPU_CACHE_SIZE3_BASE_IDX … macro
Dvcn_3_0_0_offset.h1076 #define mmUVD_VCPU_CACHE_SIZE3_BASE_IDX … macro