Home
last modified time | relevance | path

Searched refs:mmSPI_WCL_PIPE_PERCENT_GFX (Results 1 – 11 of 11) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_0_d.h1410 #define mmSPI_WCL_PIPE_PERCENT_GFX 0x31c7 macro
Dgfx_7_2_d.h1427 #define mmSPI_WCL_PIPE_PERCENT_GFX 0x31c7 macro
Dgfx_8_0_d.h1606 #define mmSPI_WCL_PIPE_PERCENT_GFX 0x31c7 macro
Dgfx_8_1_d.h1574 #define mmSPI_WCL_PIPE_PERCENT_GFX 0x31c7 macro
/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h2695 #define mmSPI_WCL_PIPE_PERCENT_GFX … macro
Dgc_9_1_offset.h2939 #define mmSPI_WCL_PIPE_PERCENT_GFX … macro
Dgc_9_2_1_offset.h2881 #define mmSPI_WCL_PIPE_PERCENT_GFX … macro
Dgc_10_1_0_offset.h5177 #define mmSPI_WCL_PIPE_PERCENT_GFX … macro
Dgc_10_3_0_offset.h4844 #define mmSPI_WCL_PIPE_PERCENT_GFX … macro
/Linux-v6.6/drivers/gpu/drm/amd/amdgpu/
Dgfx_v8_0.c6859 amdgpu_ring_emit_wreg(ring, mmSPI_WCL_PIPE_PERCENT_GFX, val); in gfx_v8_0_emit_wave_limit()
Dgfx_v9_0.c6825 SOC15_REG_OFFSET(GC, 0, mmSPI_WCL_PIPE_PERCENT_GFX), in gfx_v9_0_emit_wave_limit()