| /Linux-v6.6/drivers/gpu/drm/amd/amdgpu/ |
| D | mxgpu_vi.c | 93 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
224 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
|
| D | si.c | 551 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
648 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
748 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
828 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
905 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
|
| D | gfx_v6_0.c | 2577 orig = data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v6_0_enable_mgcg()
2580 WREG32(mmCP_MEM_SLP_CNTL, data); in gfx_v6_0_enable_mgcg()
2601 data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v6_0_enable_mgcg()
2604 WREG32(mmCP_MEM_SLP_CNTL, data); in gfx_v6_0_enable_mgcg()
|
| D | gfx_v8_0.c | 305 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
468 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
675 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
708 mmCP_MEM_SLP_CNTL, 0xffffffff, 0x00020201,
5474 data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v8_0_get_clockgating_state()
5695 data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v8_0_update_medium_grain_clock_gating()
5698 WREG32(mmCP_MEM_SLP_CNTL, data); in gfx_v8_0_update_medium_grain_clock_gating()
|
| D | gfx_v7_0.c | 3569 orig = data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v7_0_enable_mgcg()
3572 WREG32(mmCP_MEM_SLP_CNTL, data); in gfx_v7_0_enable_mgcg()
3622 data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v7_0_enable_mgcg()
3625 WREG32(mmCP_MEM_SLP_CNTL, data); in gfx_v7_0_enable_mgcg()
|
| D | gfx_v9_0.c | 4703 def = data = RREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL); in gfx_v9_0_update_medium_grain_clock_gating()
4706 WREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL, data); in gfx_v9_0_update_medium_grain_clock_gating()
4732 data = RREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL); in gfx_v9_0_update_medium_grain_clock_gating()
4735 WREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL, data); in gfx_v9_0_update_medium_grain_clock_gating()
5047 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmCP_MEM_SLP_CNTL)); in gfx_v9_0_get_clockgating_state()
|
| D | gfx_v10_0.c | 7567 def = data = RREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL); in gfx_v10_0_update_medium_grain_clock_gating()
7570 WREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL, data); in gfx_v10_0_update_medium_grain_clock_gating()
7586 data = RREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL); in gfx_v10_0_update_medium_grain_clock_gating()
7589 WREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL, data); in gfx_v10_0_update_medium_grain_clock_gating()
8125 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmCP_MEM_SLP_CNTL)); in gfx_v10_0_get_clockgating_state()
|
| /Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| D | gfx_6_0_d.h | 455 #define mmCP_MEM_SLP_CNTL 0x3079 macro
|
| D | gfx_7_0_d.h | 255 #define mmCP_MEM_SLP_CNTL 0x3079 macro
|
| D | gfx_7_2_d.h | 257 #define mmCP_MEM_SLP_CNTL 0x3079 macro
|
| D | gfx_8_0_d.h | 289 #define mmCP_MEM_SLP_CNTL 0x3079 macro
|
| D | gfx_8_1_d.h | 289 #define mmCP_MEM_SLP_CNTL 0x3079 macro
|
| /Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| D | gc_9_0_offset.h | 2482 #define mmCP_MEM_SLP_CNTL … macro
|
| D | gc_9_1_offset.h | 2759 #define mmCP_MEM_SLP_CNTL … macro
|
| D | gc_9_2_1_offset.h | 2697 #define mmCP_MEM_SLP_CNTL … macro
|
| D | gc_10_1_0_offset.h | 4821 #define mmCP_MEM_SLP_CNTL … macro
|
| D | gc_10_3_0_offset.h | 4484 #define mmCP_MEM_SLP_CNTL … macro
|
