Home
last modified time | relevance | path

Searched refs:ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION (Results 1 – 19 of 19) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h147 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION 0x3771 macro
Ddce_8_0_d.h5365 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION 0x3771 macro
Ddce_11_0_d.h6761 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION 0x3771 macro
Ddce_10_0_d.h6599 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION 0x3771 macro
Ddce_11_2_d.h8106 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION 0x3771 macro
Ddce_12_0_offset.h17965 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro
/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_offset.h7280 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro
Ddcn_3_0_1_offset.h12123 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro
Ddcn_2_1_0_offset.h12727 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro
Ddcn_1_0_offset.h12967 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro
Ddcn_3_1_4_offset.h1594 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro
Ddcn_3_1_5_offset.h14043 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro
Ddcn_3_1_2_offset.h13937 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro
Ddcn_3_2_1_offset.h13413 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro
Ddcn_3_2_0_offset.h13434 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro
Ddcn_3_0_2_offset.h15016 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro
Ddcn_3_1_6_offset.h14534 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro
Ddcn_2_0_0_offset.h16391 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro
Ddcn_3_0_0_offset.h16740 #define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION … macro