Home
last modified time | relevance | path

Searched refs:hccr (Results 1 – 10 of 10) sorted by relevance

/Linux-v6.6/drivers/scsi/qla2xxx/
Dqla_dbg.c138 wrt_reg_dword(&reg->hccr, HCCRX_SET_HOST_INT); in qla27xx_dump_mpi_ram()
157 wrt_reg_dword(&reg->hccr, HCCRX_CLR_RISC_INT); in qla27xx_dump_mpi_ram()
158 rd_reg_dword(&reg->hccr); in qla27xx_dump_mpi_ram()
164 wrt_reg_dword(&reg->hccr, HCCRX_CLR_RISC_INT); in qla27xx_dump_mpi_ram()
165 rd_reg_dword(&reg->hccr); in qla27xx_dump_mpi_ram()
224 wrt_reg_dword(&reg->hccr, HCCRX_SET_HOST_INT); in qla24xx_dump_ram()
240 wrt_reg_dword(&reg->hccr, HCCRX_CLR_RISC_INT); in qla24xx_dump_ram()
241 rd_reg_dword(&reg->hccr); in qla24xx_dump_ram()
247 wrt_reg_dword(&reg->hccr, HCCRX_CLR_RISC_INT); in qla24xx_dump_ram()
248 rd_reg_dword(&reg->hccr); in qla24xx_dump_ram()
[all …]
Dqla_isr.c348 uint16_t hccr; in qla2100_intr_handler() local
367 hccr = rd_reg_word(&reg->hccr); in qla2100_intr_handler()
368 if (qla2x00_check_reg16_for_disconnect(vha, hccr)) in qla2100_intr_handler()
370 if (hccr & HCCR_RISC_PAUSE) { in qla2100_intr_handler()
379 wrt_reg_word(&reg->hccr, HCCR_RESET_RISC); in qla2100_intr_handler()
380 rd_reg_word(&reg->hccr); in qla2100_intr_handler()
389 wrt_reg_word(&reg->hccr, HCCR_CLR_RISC_INT); in qla2100_intr_handler()
390 rd_reg_word(&reg->hccr); in qla2100_intr_handler()
414 wrt_reg_word(&reg->hccr, HCCR_CLR_RISC_INT); in qla2100_intr_handler()
415 rd_reg_word(&reg->hccr); in qla2100_intr_handler()
[all …]
Dqla_init.c2901 wrt_reg_word(&reg->hccr, HCCR_PAUSE_RISC); in qla2300_pci_config()
2903 if ((rd_reg_word(&reg->hccr) & HCCR_RISC_PAUSE) != 0) in qla2300_pci_config()
2924 wrt_reg_word(&reg->hccr, HCCR_RELEASE_RISC); in qla2300_pci_config()
2926 if ((rd_reg_word(&reg->hccr) & HCCR_RISC_PAUSE) == 0) in qla2300_pci_config()
3089 wrt_reg_word(&reg->hccr, HCCR_PAUSE_RISC); in qla2x00_reset_chip()
3092 if ((rd_reg_word(&reg->hccr) & in qla2x00_reset_chip()
3098 rd_reg_word(&reg->hccr); /* PCI Posting. */ in qla2x00_reset_chip()
3140 wrt_reg_word(&reg->hccr, HCCR_RESET_RISC); in qla2x00_reset_chip()
3141 rd_reg_word(&reg->hccr); /* PCI Posting. */ in qla2x00_reset_chip()
3144 wrt_reg_word(&reg->hccr, HCCR_RELEASE_RISC); in qla2x00_reset_chip()
[all …]
Dqla_dbg.h14 __be16 hccr; member
38 __be16 hccr; member
Dqla_mbx.c270 wrt_reg_dword(&reg->isp24.hccr, HCCRX_SET_HOST_INT); in qla2x00_mailbox_command()
272 wrt_reg_word(&reg->isp.hccr, HCCR_SET_HOST_INT); in qla2x00_mailbox_command()
329 wrt_reg_dword(&reg->isp24.hccr, HCCRX_SET_HOST_INT); in qla2x00_mailbox_command()
331 wrt_reg_word(&reg->isp.hccr, HCCR_SET_HOST_INT); in qla2x00_mailbox_command()
419 uint32_t ictrl, host_status, hccr; in qla2x00_mailbox_command() local
430 hccr = rd_reg_dword(&reg->isp24.hccr); in qla2x00_mailbox_command()
436 mb[7], host_status, hccr); in qla2x00_mailbox_command()
5524 wrt_reg_dword(&reg->hccr, HCCRX_SET_HOST_INT); in qla81xx_write_mpi_register()
5538 wrt_reg_dword(&reg->hccr, in qla81xx_write_mpi_register()
5540 rd_reg_dword(&reg->hccr); in qla81xx_write_mpi_register()
Dqla_sup.c2323 wrt_reg_word(&reg->hccr, HCCR_PAUSE_RISC); in qla2x00_suspend_hba()
2324 rd_reg_word(&reg->hccr); in qla2x00_suspend_hba()
2327 if ((rd_reg_word(&reg->hccr) & HCCR_RISC_PAUSE) != 0) in qla2x00_suspend_hba()
Dqla_fw.h1226 __le32 hccr; /* Host command & control register. */ member
Dqla_def.h922 __le16 hccr; /* Host command & control register. */ member
Dqla_iocb.c480 rd_reg_dword_relaxed(&ha->iobase->isp24.hccr); in qla2x00_start_iocbs()
Dqla_os.c7856 stat = rd_reg_word(&reg->hccr); in qla2xxx_pci_mmio_enabled()