Home
last modified time | relevance | path

Searched refs:ethsys (Results 1 – 14 of 14) sorted by relevance

/Linux-v6.6/Documentation/devicetree/bindings/arm/mediatek/
Dmediatek,ethsys.txt1 Mediatek ethsys controller
4 The Mediatek ethsys controller provides various clocks to the system.
9 - "mediatek,mt2701-ethsys", "syscon"
10 - "mediatek,mt7622-ethsys", "syscon"
11 - "mediatek,mt7623-ethsys", "mediatek,mt2701-ethsys", "syscon"
12 - "mediatek,mt7629-ethsys", "syscon"
13 - "mediatek,mt7981-ethsys", "syscon"
14 - "mediatek,mt7986-ethsys", "syscon"
18 The ethsys controller uses the common clk binding from
24 ethsys: clock-controller@1b000000 {
[all …]
/Linux-v6.6/drivers/net/ethernet/mediatek/
Dmtk_eth_path.c144 regmap_read(eth->ethsys, ETHSYS_SYSCFG0, &val); in set_mux_gmac1_gmac2_to_sgmii_rgmii()
159 regmap_update_bits(eth->ethsys, ETHSYS_SYSCFG0, in set_mux_gmac1_gmac2_to_sgmii_rgmii()
173 regmap_read(eth->ethsys, ETHSYS_SYSCFG0, &val); in set_mux_gmac12_to_gephy_sgmii()
190 regmap_update_bits(eth->ethsys, ETHSYS_SYSCFG0, in set_mux_gmac12_to_gephy_sgmii()
Dmtk_eth_soc.c475 regmap_update_bits(eth->ethsys, ETHSYS_CLKCFG0, in mt7621_gmac0_rgmii_adjust()
612 regmap_read(eth->ethsys, ETHSYS_SYSCFG0, &val); in mtk_mac_config()
615 regmap_write(eth->ethsys, ETHSYS_SYSCFG0, val); in mtk_mac_config()
626 regmap_read(eth->ethsys, ETHSYS_SYSCFG0, &val); in mtk_mac_config()
628 regmap_update_bits(eth->ethsys, ETHSYS_SYSCFG0, in mtk_mac_config()
672 regmap_update_bits(eth->ethsys, ETHSYS_SYSCFG0, in mtk_mac_finish()
3534 regmap_update_bits(eth->ethsys, ETHSYS_RSTCTRL, in ethsys_reset()
3539 regmap_update_bits(eth->ethsys, ETHSYS_RSTCTRL, in ethsys_reset()
3663 regmap_write(eth->ethsys, ETHSYS_FE_RST_CHK_IDLE_EN, 0); in mtk_hw_reset()
3687 regmap_write(eth->ethsys, ETHSYS_FE_RST_CHK_IDLE_EN, in mtk_hw_reset()
[all …]
Dmtk_eth_soc.h1251 struct regmap *ethsys; member
/Linux-v6.6/arch/arm/boot/dts/mediatek/
Dmt7629.dtsi430 ethsys: syscon@1b000000 { label
431 compatible = "mediatek,mt7629-ethsys", "syscon";
445 <&ethsys CLK_ETH_ESW_EN>,
446 <&ethsys CLK_ETH_GP0_EN>,
447 <&ethsys CLK_ETH_GP1_EN>,
448 <&ethsys CLK_ETH_GP2_EN>,
449 <&ethsys CLK_ETH_FE_EN>,
471 mediatek,ethsys = <&ethsys>;
Dmt2701.dtsi720 ethsys: syscon@1b000000 { label
721 compatible = "mediatek,mt2701-ethsys", "syscon";
734 <&ethsys CLK_ETHSYS_ESW>,
735 <&ethsys CLK_ETHSYS_GP1>,
736 <&ethsys CLK_ETHSYS_GP2>,
739 resets = <&ethsys MT2701_ETHSYS_FE_RST>,
740 <&ethsys MT2701_ETHSYS_GMAC_RST>,
741 <&ethsys MT2701_ETHSYS_PPE_RST>;
744 mediatek,ethsys = <&ethsys>;
Dmt7623.dtsi940 ethsys: syscon@1b000000 { label
941 compatible = "mediatek,mt7623-ethsys",
942 "mediatek,mt2701-ethsys",
953 clocks = <&ethsys CLK_ETHSYS_HSDMA>;
968 <&ethsys CLK_ETHSYS_ESW>,
969 <&ethsys CLK_ETHSYS_GP1>,
970 <&ethsys CLK_ETHSYS_GP2>,
973 resets = <&ethsys MT2701_ETHSYS_FE_RST>,
974 <&ethsys MT2701_ETHSYS_GMAC_RST>,
975 <&ethsys MT2701_ETHSYS_PPE_RST>;
[all …]
Dmt7623a.dtsi54 resets = <&ethsys MT2701_ETHSYS_MCM_RST>;
/Linux-v6.6/arch/arm64/boot/dts/mediatek/
Dmt7986a.dtsi496 ethsys: syscon@15000000 { label
499 compatible = "mediatek,mt7986-ethsys",
553 clocks = <&ethsys CLK_ETH_FE_EN>,
554 <&ethsys CLK_ETH_GP2_EN>,
555 <&ethsys CLK_ETH_GP1_EN>,
556 <&ethsys CLK_ETH_WOCPU1_EN>,
557 <&ethsys CLK_ETH_WOCPU0_EN>,
578 mediatek,ethsys = <&ethsys>;
Dmt7622.dtsi929 ethsys: syscon@1b000000 { label
930 compatible = "mediatek,mt7622-ethsys",
941 clocks = <&ethsys CLK_ETH_HSDMA_EN>;
977 <&ethsys CLK_ETH_ESW_EN>,
978 <&ethsys CLK_ETH_GP0_EN>,
979 <&ethsys CLK_ETH_GP1_EN>,
980 <&ethsys CLK_ETH_GP2_EN>,
992 mediatek,ethsys = <&ethsys>;
/Linux-v6.6/Documentation/devicetree/bindings/crypto/
Dmediatek-crypto.txt22 clocks = <&ethsys CLK_ETHSYS_CRYPTO>;
/Linux-v6.6/Documentation/devicetree/bindings/dma/
Dmtk-hsdma.txt27 clocks = <&ethsys CLK_ETHSYS_HSDMA>;
/Linux-v6.6/arch/mips/boot/dts/ralink/
Dmt7621.dtsi316 mediatek,ethsys = <&sysc>;
/Linux-v6.6/drivers/clk/mediatek/
DKconfig54 bool "Clock driver for MediaTek MT2701 ethsys"
57 This driver supports MediaTek MT2701 ethsys clocks.