Home
last modified time | relevance | path

Searched refs:dpu_hw_blk_reg_map (Results 1 – 25 of 25) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_util.h29 struct dpu_hw_blk_reg_map { struct
327 void dpu_reg_write(struct dpu_hw_blk_reg_map *c,
331 int dpu_reg_read(struct dpu_hw_blk_reg_map *c, u32 reg_off);
338 void dpu_hw_setup_scaler3(struct dpu_hw_blk_reg_map *c,
343 u32 dpu_hw_get_scaler3_ver(struct dpu_hw_blk_reg_map *c,
346 void dpu_hw_csc_setup(struct dpu_hw_blk_reg_map *c,
350 void dpu_setup_cdp(struct dpu_hw_blk_reg_map *c, u32 offset,
356 void _dpu_hw_setup_qos_lut(struct dpu_hw_blk_reg_map *c, u32 offset,
360 void dpu_hw_setup_misr(struct dpu_hw_blk_reg_map *c,
365 int dpu_hw_collect_misr(struct dpu_hw_blk_reg_map *c,
Ddpu_hw_vbif.c38 struct dpu_hw_blk_reg_map *c; in dpu_hw_clear_errors()
58 struct dpu_hw_blk_reg_map *c; in dpu_hw_set_mem_type()
88 struct dpu_hw_blk_reg_map *c = &vbif->hw; in dpu_hw_set_limit_conf()
109 struct dpu_hw_blk_reg_map *c = &vbif->hw; in dpu_hw_get_limit_conf()
131 struct dpu_hw_blk_reg_map *c = &vbif->hw; in dpu_hw_set_halt_ctrl()
147 struct dpu_hw_blk_reg_map *c = &vbif->hw; in dpu_hw_get_halt_ctrl()
158 struct dpu_hw_blk_reg_map *c; in dpu_hw_set_qos_remap()
187 struct dpu_hw_blk_reg_map *c; in dpu_hw_set_write_gather_en()
Ddpu_hw_pingpong.c48 struct dpu_hw_blk_reg_map *c; in dpu_hw_pp_setup_dither()
79 struct dpu_hw_blk_reg_map *c; in dpu_hw_pp_enable_te()
133 struct dpu_hw_blk_reg_map *c; in dpu_hw_pp_disable_te()
146 struct dpu_hw_blk_reg_map *c = &pp->hw; in dpu_hw_pp_connect_external_te()
169 struct dpu_hw_blk_reg_map *c; in dpu_hw_pp_get_vsync_info()
191 struct dpu_hw_blk_reg_map *c = &pp->hw; in dpu_hw_pp_get_line_count()
260 struct dpu_hw_blk_reg_map *c = &pp->hw; in dpu_hw_pp_dsc_enable()
268 struct dpu_hw_blk_reg_map *c = &pp->hw; in dpu_hw_pp_dsc_disable()
275 struct dpu_hw_blk_reg_map *pp_c = &pp->hw; in dpu_hw_pp_setup_dsc()
Ddpu_hw_intf.c101 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_intf_setup_timing_engine()
240 struct dpu_hw_blk_reg_map *c = &intf->hw; in dpu_hw_intf_enable_timing_engine()
249 struct dpu_hw_blk_reg_map *c = &intf->hw; in dpu_hw_intf_setup_prg_fetch()
273 struct dpu_hw_blk_reg_map *c = &intf->hw; in dpu_hw_intf_bind_pingpong_blk()
291 struct dpu_hw_blk_reg_map *c = &intf->hw; in dpu_hw_intf_get_status()
311 struct dpu_hw_blk_reg_map *c; in dpu_hw_intf_get_line_count()
334 struct dpu_hw_blk_reg_map *c; in dpu_hw_intf_enable_te()
367 struct dpu_hw_blk_reg_map *c; in dpu_hw_intf_setup_autorefresh_config()
399 struct dpu_hw_blk_reg_map *c; in dpu_hw_intf_disable_te()
412 struct dpu_hw_blk_reg_map *c = &intf->hw; in dpu_hw_intf_connect_external_te()
[all …]
Ddpu_hw_util.c90 void dpu_reg_write(struct dpu_hw_blk_reg_map *c, in dpu_reg_write()
102 int dpu_reg_read(struct dpu_hw_blk_reg_map *c, u32 reg_off) in dpu_reg_read()
112 static void _dpu_hw_setup_scaler3_lut(struct dpu_hw_blk_reg_map *c, in _dpu_hw_setup_scaler3_lut()
187 static void _dpu_hw_setup_scaler3lite_lut(struct dpu_hw_blk_reg_map *c, in _dpu_hw_setup_scaler3lite_lut()
238 static void _dpu_hw_setup_scaler3_de(struct dpu_hw_blk_reg_map *c, in _dpu_hw_setup_scaler3_de()
282 void dpu_hw_setup_scaler3(struct dpu_hw_blk_reg_map *c, in dpu_hw_setup_scaler3()
384 u32 dpu_hw_get_scaler3_ver(struct dpu_hw_blk_reg_map *c, in dpu_hw_get_scaler3_ver()
390 void dpu_hw_csc_setup(struct dpu_hw_blk_reg_map *c, in dpu_hw_csc_setup()
466 void _dpu_hw_setup_qos_lut(struct dpu_hw_blk_reg_map *c, u32 offset, in _dpu_hw_setup_qos_lut()
484 void dpu_hw_setup_misr(struct dpu_hw_blk_reg_map *c, in dpu_hw_setup_misr()
[all …]
Ddpu_hw_lm.c51 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_lm_setup_out()
72 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_lm_setup_border_color()
97 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_lm_setup_blend_config_combined_alpha()
116 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_lm_setup_blend_config()
134 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_lm_setup_color3()
Ddpu_hw_top.c31 struct dpu_hw_blk_reg_map *c; in dpu_hw_setup_split_pipe()
69 struct dpu_hw_blk_reg_map *c; in dpu_hw_setup_clk_force_ctrl()
103 struct dpu_hw_blk_reg_map *c; in dpu_hw_get_danger_status()
132 struct dpu_hw_blk_reg_map *c; in dpu_hw_setup_vsync_source()
188 struct dpu_hw_blk_reg_map *c; in dpu_hw_setup_vsync_source_and_vsync_sel()
215 struct dpu_hw_blk_reg_map *c; in dpu_hw_get_safe_status()
243 struct dpu_hw_blk_reg_map *c; in dpu_hw_intf_audio_select()
Ddpu_hw_ctl.c74 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_ctl_get_flush_register()
350 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_ctl_poll_reset_status()
372 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_ctl_reset_control()
384 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_ctl_wait_reset_status()
403 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_ctl_clear_all_blendstages()
446 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_ctl_setup_blendstage()
509 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_ctl_intf_cfg_v1()
548 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_ctl_intf_cfg()
581 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_ctl_reset_intf_cfg_v1()
Ddpu_hw_wb.c55 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_wb_setup_outaddress()
66 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_wb_setup_format()
122 struct dpu_hw_blk_reg_map *c = &ctx->hw; in dpu_hw_wb_roi()
159 struct dpu_hw_blk_reg_map *c; in dpu_hw_wb_bind_pingpong_blk()
Ddpu_hw_dsc.c38 struct dpu_hw_blk_reg_map *c = &dsc->hw; in dpu_hw_dsc_disable()
48 struct dpu_hw_blk_reg_map *c = &hw_dsc->hw; in dpu_hw_dsc_config()
129 struct dpu_hw_blk_reg_map *c = &hw_dsc->hw; in dpu_hw_dsc_config_thresh()
162 struct dpu_hw_blk_reg_map *c = &hw_dsc->hw; in dpu_hw_dsc_bind_pingpong_blk()
Ddpu_hw_dsc_1_2.c71 struct dpu_hw_blk_reg_map *hw; in dpu_hw_dsc_disable_1_2()
90 struct dpu_hw_blk_reg_map *hw; in dpu_hw_dsc_config_1_2()
242 struct dpu_hw_blk_reg_map *hw; in dpu_hw_dsc_config_thresh_1_2()
347 struct dpu_hw_blk_reg_map *hw; in dpu_hw_dsc_bind_pingpong_blk_1_2()
Ddpu_hw_merge3d.h28 struct dpu_hw_blk_reg_map hw;
Ddpu_hw_dspp.h61 struct dpu_hw_blk_reg_map hw;
Ddpu_hw_interrupts.h52 struct dpu_hw_blk_reg_map hw;
Ddpu_hw_wb.h63 struct dpu_hw_blk_reg_map hw;
Ddpu_hw_dsc.h55 struct dpu_hw_blk_reg_map hw;
Ddpu_hw_vbif.h98 struct dpu_hw_blk_reg_map hw;
Ddpu_hw_merge3d.c20 struct dpu_hw_blk_reg_map *c; in dpu_hw_merge_3d_setup_3d_mode()
Ddpu_hw_pingpong.h100 struct dpu_hw_blk_reg_map hw;
Ddpu_hw_lm.h70 struct dpu_hw_blk_reg_map hw;
Ddpu_hw_top.h137 struct dpu_hw_blk_reg_map hw;
Ddpu_hw_intf.h120 struct dpu_hw_blk_reg_map hw;
Ddpu_hw_ctl.h246 struct dpu_hw_blk_reg_map hw;
Ddpu_hw_sspp.h319 struct dpu_hw_blk_reg_map hw;
Ddpu_hw_sspp.c210 struct dpu_hw_blk_reg_map *c; in dpu_hw_sspp_setup_format()
330 struct dpu_hw_blk_reg_map *c; in dpu_hw_sspp_setup_pe_config()
413 struct dpu_hw_blk_reg_map *c; in dpu_hw_sspp_setup_rects()