Home
last modified time | relevance | path

Searched refs:cpu_reg (Results 1 – 9 of 9) sorted by relevance

/Linux-v6.6/arch/arm64/kvm/hyp/nvhe/
Dhyp-main.c105 cpu_reg(host_ctxt, 1) = ret; in handle___kvm_vcpu_run()
164 __kvm_timer_set_cntvoff(cpu_reg(host_ctxt, 1)); in handle___kvm_timer_set_cntvoff()
178 cpu_reg(host_ctxt, 1) = __vgic_v3_get_gic_config(); in handle___vgic_v3_get_gic_config()
183 cpu_reg(host_ctxt, 1) = __vgic_v3_read_vmcr(); in handle___vgic_v3_read_vmcr()
188 __vgic_v3_write_vmcr(cpu_reg(host_ctxt, 1)); in handle___vgic_v3_write_vmcr()
198 cpu_reg(host_ctxt, 1) = __kvm_get_mdcr_el2(); in handle___kvm_get_mdcr_el2()
228 cpu_reg(host_ctxt, 1) = __pkvm_init(phys, size, nr_cpus, per_cpu_base, in handle___pkvm_init()
236 cpu_reg(host_ctxt, 1) = pkvm_cpu_set_vector(slot); in handle___pkvm_cpu_set_vector()
243 cpu_reg(host_ctxt, 1) = __pkvm_host_share_hyp(pfn); in handle___pkvm_host_share_hyp()
250 cpu_reg(host_ctxt, 1) = __pkvm_host_unshare_hyp(pfn); in handle___pkvm_host_unshare_hyp()
[all …]
Dpsci-relay.c74 return psci_call(cpu_reg(host_ctxt, 0), cpu_reg(host_ctxt, 1), in psci_forward()
75 cpu_reg(host_ctxt, 2), cpu_reg(host_ctxt, 3)); in psci_forward()
215 cpu_reg(host_ctxt, 0) = boot_args->r0; in __kvm_host_psci_cpu_entry()
298 cpu_reg(host_ctxt, 0) = ret; in kvm_host_psci_handler()
299 cpu_reg(host_ctxt, 1) = 0; in kvm_host_psci_handler()
300 cpu_reg(host_ctxt, 2) = 0; in kvm_host_psci_handler()
301 cpu_reg(host_ctxt, 3) = 0; in kvm_host_psci_handler()
Dffa.c97 cpu_reg(ctxt, 0) = res->a0; in ffa_set_retval()
98 cpu_reg(ctxt, 1) = res->a1; in ffa_set_retval()
99 cpu_reg(ctxt, 2) = res->a2; in ffa_set_retval()
100 cpu_reg(ctxt, 3) = res->a3; in ffa_set_retval()
Dsetup.c309 cpu_reg(host_ctxt, 1) = ret; in __pkvm_init_finalise()
/Linux-v6.6/drivers/net/ethernet/broadcom/
Dbnx2_fw.h12 static const struct cpu_reg cpu_reg_com = {
28 static const struct cpu_reg cpu_reg_cp = {
44 static const struct cpu_reg cpu_reg_rxp = {
60 static const struct cpu_reg cpu_reg_tpat = {
76 static const struct cpu_reg cpu_reg_txp = {
Dbnx2.c3831 load_cpu_fw(struct bnx2 *bp, const struct cpu_reg *cpu_reg, in load_cpu_fw() argument
3840 val = bnx2_reg_rd_ind(bp, cpu_reg->mode); in load_cpu_fw()
3841 val |= cpu_reg->mode_value_halt; in load_cpu_fw()
3842 bnx2_reg_wr_ind(bp, cpu_reg->mode, val); in load_cpu_fw()
3843 bnx2_reg_wr_ind(bp, cpu_reg->state, cpu_reg->state_value_clear); in load_cpu_fw()
3851 offset = cpu_reg->spad_base + (addr - cpu_reg->mips_view_base); in load_cpu_fw()
3865 offset = cpu_reg->spad_base + (addr - cpu_reg->mips_view_base); in load_cpu_fw()
3879 offset = cpu_reg->spad_base + (addr - cpu_reg->mips_view_base); in load_cpu_fw()
3888 bnx2_reg_wr_ind(bp, cpu_reg->inst, 0); in load_cpu_fw()
3891 bnx2_reg_wr_ind(bp, cpu_reg->pc, val); in load_cpu_fw()
[all …]
Dbnx2.h7015 struct cpu_reg { struct
/Linux-v6.6/arch/arm64/kvm/hyp/include/nvhe/
Dtrap_handler.h14 #define cpu_reg(ctxt, r) (ctxt)->regs.regs[r] macro
16 type name = (type)cpu_reg(ctxt, (reg))
/Linux-v6.6/Documentation/devicetree/bindings/cpufreq/
Dnvidia,tegra20-cpufreq.txt30 cpu_reg: regulator0 {
53 cpu-supply = <&cpu_reg>;