Home
last modified time | relevance | path

Searched refs:cntval_mask (Results 1 – 9 of 9) sorted by relevance

/Linux-v6.6/arch/x86/events/intel/
Dp6.c226 .cntval_mask = (1ULL << 32) - 1,
Dknc.c308 .cntval_mask = (1ULL << 40) - 1,
Dp4.c1026 wrmsrl(hwc->event_base, (u64)(-left) & x86_pmu.cntval_mask); in p4_pmu_set_period()
1359 .cntval_mask = ARCH_P4_CNTRVAL_MASK,
Dds.c1381 (u64)(-hwc->sample_period) & x86_pmu.cntval_mask; in intel_pmu_pebs_enable()
Dcore.c5964 x86_pmu.cntval_mask = (1ULL << eax.split.bit_width) - 1; in intel_pmu_init()
6841 x86_pmu.max_period = x86_pmu.cntval_mask >> 1; in intel_pmu_init()
/Linux-v6.6/arch/x86/events/zhaoxin/
Dcore.c535 x86_pmu.cntval_mask = (1ULL << eax.split.bit_width) - 1; in zhaoxin_pmu_init()
552 x86_pmu.max_period = x86_pmu.cntval_mask >> 1; in zhaoxin_pmu_init()
/Linux-v6.6/arch/x86/events/amd/
Dcore.c1261 .cntval_mask = (1ULL << 48) - 1,
/Linux-v6.6/arch/x86/events/
Dperf_event.h767 u64 cntval_mask; member
Dcore.c1410 wrmsrl(hwc->event_base, (u64)(-left) & x86_pmu.cntval_mask); in x86_perf_event_set_period()
2046 pr_info("... value mask: %016Lx\n", x86_pmu.cntval_mask); in x86_pmu_show_pmu_cap()