Home
last modified time | relevance | path

Searched refs:cfgPSWUSCFG0_0_PCIE_PORT_VC_CAP_REG2 (Results 1 – 2 of 2) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/nbio/
Dnbio_2_3_offset.h771 #define cfgPSWUSCFG0_0_PCIE_PORT_VC_CAP_REG2 … macro
Dnbio_4_3_0_offset.h2617 #define cfgPSWUSCFG0_0_PCIE_PORT_VC_CAP_REG2 … macro