Searched refs:SSCR0_RIM (Results 1 – 2 of 2) sorted by relevance
62 #define SSCR0_RIM BIT(22) /* Receive FIFO overrun interrupt mask */ macro
45 | SSCR0_RIM /* RIM = 1; No ROR interrupts */
