Home
last modified time | relevance | path

Searched refs:SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK (Results 1 – 11 of 11) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h7998 #define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK 0x0001e000L macro
Dgfx_7_2_sh_mask.h8367 #define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK 0x1e000 macro
Dgfx_8_0_sh_mask.h9669 #define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK 0x1e000 macro
Dgfx_8_1_sh_mask.h10067 #define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK 0x1e000 macro
/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h15671 #define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK … macro
Dgc_9_1_sh_mask.h16980 #define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK … macro
Dgc_9_2_1_sh_mask.h16855 #define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK … macro
Dgc_9_4_3_sh_mask.h19154 #define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK … macro
Dgc_9_4_2_sh_mask.h9104 #define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK … macro
Dgc_10_1_0_sh_mask.h23176 #define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK … macro
Dgc_10_3_0_sh_mask.h21296 #define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK … macro