Home
last modified time | relevance | path

Searched refs:SDRAM (Results 1 – 25 of 52) sorted by relevance

123

/Linux-v6.6/arch/arm/mach-pxa/
Dsleep.S55 @ prepare SDRAM refresh settings
59 @ enable SDRAM self-refresh mode
96 @ prepare SDRAM refresh settings
100 @ enable SDRAM self-refresh mode
107 @ We keep the change-down close to the actual suspend on SDRAM
160 @ external accesses after SDRAM is put in self-refresh mode
166 @ put SDRAM into self-refresh
/Linux-v6.6/Documentation/devicetree/bindings/arm/altera/
Dsocfpga-sdram-edac.txt1 Altera SOCFPGA SDRAM Error Detection & Correction [EDAC]
2 The EDAC accesses a range of registers in the SDRAM controller.
7 - interrupts : Should contain the SDRAM ECC IRQ in the
Dsocfpga-sdram-controller.txt1 Altera SOCFPGA SDRAM Controller
5 syscon is required by the Altera SOCFPGA SDRAM EDAC.
/Linux-v6.6/Documentation/driver-api/memory-devices/
Dti-emif.rst4 TI EMIF SDRAM Controller Driver
29 SoCs. EMIF is an SDRAM controller that, based on its revision,
30 supports one or more of DDR2, DDR3, and LPDDR2 SDRAM protocols.
/Linux-v6.6/Documentation/devicetree/bindings/arm/omap/
Ddmm.txt4 SDRAM controllers (called EMIFs on OMAP). DMM manages various aspects of memory
5 accesses such as priority generation amongst initiators, configuration of SDRAM
/Linux-v6.6/Documentation/devicetree/bindings/memory-controllers/ti/
Demif.txt1 * EMIF family of TI SDRAM controllers
3 EMIF - External Memory Interface - is an SDRAM controller used in
57 has capability for generating SDRAM temperature alerts
/Linux-v6.6/drivers/video/fbdev/omap/
DKconfig42 bool "Set DMA SDRAM access priority high"
46 (SDRAM) this will speed up graphics DMA operations.
/Linux-v6.6/arch/arm/boot/dts/renesas/
Dr7s9210-rza2mevb.dts8 * Hence the 64 MiB of SDRAM on the sub-board needs to be enabled, which has
22 * SW6 SW6-1 set to SDRAM
84 reg = <0x0c000000 0x04000000>; /* SDRAM */
/Linux-v6.6/Documentation/devicetree/bindings/fpga/
Daltera-fpga2sdram-bridge.txt1 Altera FPGA To SDRAM Bridge Driver
/Linux-v6.6/arch/arm/mach-lpc32xx/
Dsuspend.S50 @ Wait for SDRAM busy status to go busy and then idle
/Linux-v6.6/Documentation/arch/arm/stm32/
Dstm32f429-overview.rst13 - External memory support through FMC controller (PSRAM, SDRAM, NOR, NAND)
Dstm32mp151-overview.rst19 - FMC controller to connect SDRAM, NOR and NAND memories
Dstm32h750-overview.rst13 - FMC controller to connect SDRAM, NOR and NAND memories
Dstm32mp13-overview.rst19 - FMC controller to connect SDRAM, NOR and NAND memories
Dstm32h743-overview.rst13 - FMC controller to connect SDRAM, NOR and NAND memories
Dstm32f746-overview.rst13 - FMC controller to connect SDRAM, NOR and NAND memories
Dstm32f769-overview.rst13 - FMC controller to connect SDRAM, NOR and NAND memories
/Linux-v6.6/arch/arm/mach-omap1/
Dsleep.S86 @ prepare to put SDRAM into self-refresh manually
156 @ Prepare to put SDRAM into self-refresh manually
/Linux-v6.6/Documentation/devicetree/bindings/clock/
Dmvebu-core-clock.txt30 3 = hclk (SDRAM Controller Internal Clock)
31 4 = dclk (SDRAM Interface Clock)
/Linux-v6.6/drivers/memory/
DKconfig20 Data from JEDEC specs for DDR SDRAM memories,
23 DDR SDRAM controllers.
96 SoCs. EMIF is an SDRAM controller that, based on its revision,
97 supports one or more of DDR2, DDR3, and LPDDR2 SDRAM protocols.
/Linux-v6.6/arch/arm/boot/dts/intel/ixp/
Dintel-ixp42x-welltech-epbx100.dts17 /* 64 MB SDRAM */
Dintel-ixp42x-gateway-7001.dts19 /* 32 MB SDRAM */
/Linux-v6.6/Documentation/admin-guide/perf/
Dalibaba_pmu.rst47 satisfying the SDRAM protocol timing requirements, transaction priorities, and
50 to and from the SDRAM. The driveway PMUs have hardware logic to gather
/Linux-v6.6/arch/arm/boot/dts/arm/
Dvexpress-v2p-ca9.dts243 /* DDR2 SDRAM and Test Chip DDR2 I/O supply */
252 /* DDR2 SDRAM VTT termination voltage */
/Linux-v6.6/drivers/video/fbdev/aty/
Dmach64_ct.c354 else if (par->ram_type >= SDRAM) in aty_set_pll_ct()
469 case SDRAM: in aty_init_pll_ct()
557 if (M64_HAS(SDRAM_MAGIC_PLL) && (par->ram_type >= SDRAM)) in aty_init_pll_ct()

123