Home
last modified time | relevance | path

Searched refs:PWRSEQ0_PANEL_PWRSEQ_CNTL__PANEL_DIGON_POL_MASK (Results 1 – 8 of 8) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_3_1_4_sh_mask.h54937 #define PWRSEQ0_PANEL_PWRSEQ_CNTL__PANEL_DIGON_POL_MASK macro
Ddpcs_4_2_0_sh_mask.h152 #define PWRSEQ0_PANEL_PWRSEQ_CNTL__PANEL_DIGON_POL_MASK macro
Ddpcs_4_2_2_sh_mask.h139 #define PWRSEQ0_PANEL_PWRSEQ_CNTL__PANEL_DIGON_POL_MASK macro
Ddpcs_4_2_3_sh_mask.h156 #define PWRSEQ0_PANEL_PWRSEQ_CNTL__PANEL_DIGON_POL_MASK macro
/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_5_sh_mask.h44613 #define PWRSEQ0_PANEL_PWRSEQ_CNTL__PANEL_DIGON_POL_MASK macro
Ddcn_3_1_2_sh_mask.h46336 #define PWRSEQ0_PANEL_PWRSEQ_CNTL__PANEL_DIGON_POL_MASK macro
Ddcn_3_1_4_sh_mask.h48641 #define PWRSEQ0_PANEL_PWRSEQ_CNTL__PANEL_DIGON_POL_MASK macro
Ddcn_3_1_6_sh_mask.h47959 #define PWRSEQ0_PANEL_PWRSEQ_CNTL__PANEL_DIGON_POL_MASK macro