Home
last modified time | relevance | path

Searched refs:PCLK_PWM1 (Results 1 – 17 of 17) sorted by relevance

/Linux-v6.6/include/dt-bindings/clock/
Dpx30-cru.h163 #define PCLK_PWM1 340 macro
Drk3308-cru.h210 #define PCLK_PWM1 231 macro
Drk3368-cru.h135 #define PCLK_PWM1 351 macro
Drockchip,rv1126-cru.h49 #define PCLK_PWM1 36 macro
Drockchip,rk3588-cru.h90 #define PCLK_PWM1 75 macro
Drk3568-cru.h408 #define PCLK_PWM1 345 macro
/Linux-v6.6/arch/arm64/boot/dts/rockchip/
Drk3368.dtsi561 clocks = <&cru PCLK_PWM1>;
571 clocks = <&cru PCLK_PWM1>;
579 clocks = <&cru PCLK_PWM1>;
589 clocks = <&cru PCLK_PWM1>;
Drk3308.dtsi449 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
460 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
471 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
482 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
Drk356x.dtsi1568 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
1579 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
1590 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
1601 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
Dpx30.dtsi712 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
723 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
734 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
745 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
Drk3588s.dtsi1919 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
1930 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
1941 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
1952 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
/Linux-v6.6/drivers/clk/rockchip/
Dclk-rk3368.c706 GATE(PCLK_PWM1, "pclk_pwm1", "pclk_bus", 0, RK3368_CLKGATE_CON(13), 6, GFLAGS),
Dclk-px30.c857 GATE(PCLK_PWM1, "pclk_pwm1", "pclk_bus_pre", 0, PX30_CLKGATE_CON(15), 0, GFLAGS),
Dclk-rk3308.c898 GATE(PCLK_PWM1, "pclk_pwm1", "pclk_bus", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 12, GFLAGS),
Dclk-rv1126.c325 GATE(PCLK_PWM1, "pclk_pwm1", "pclk_pdpmu", 0,
Dclk-rk3568.c1365 GATE(PCLK_PWM1, "pclk_pwm1", "pclk_bus", 0, RK3568_CLKGATE_CON(31), 10, GFLAGS),
Dclk-rk3588.c1015 GATE(PCLK_PWM1, "pclk_pwm1", "pclk_top_root", 0,