Home
last modified time | relevance | path

Searched refs:PA_CL_UCP_1_W__DATA_REGISTER__SHIFT (Results 1 – 13 of 13) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h5679 #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT 0x00000000 macro
Dgfx_7_2_sh_mask.h5626 #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT 0x0 macro
Dgfx_8_0_sh_mask.h6414 #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT 0x0 macro
Dgfx_8_1_sh_mask.h6948 #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT 0x0 macro
/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h15480 #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT … macro
Dgc_9_2_1_sh_mask.h16661 #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT … macro
Dgc_9_4_3_sh_mask.h18960 #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT … macro
Dgc_9_1_sh_mask.h16789 #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT … macro
Dgc_9_4_2_sh_mask.h8910 #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT … macro
Dgc_11_0_0_sh_mask.h20578 #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT … macro
Dgc_10_1_0_sh_mask.h22982 #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT … macro
Dgc_11_0_3_sh_mask.h22908 #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT … macro
Dgc_10_3_0_sh_mask.h21090 #define PA_CL_UCP_1_W__DATA_REGISTER__SHIFT … macro