Home
last modified time | relevance | path

Searched refs:MP1_HWIP (Results 1 – 25 of 27) sorted by relevance

12

/Linux-v6.6/drivers/gpu/drm/amd/amdgpu/
Damdgpu_reset.c41 switch (adev->ip_versions[MP1_HWIP][0]) { in amdgpu_reset_init()
63 switch (adev->ip_versions[MP1_HWIP][0]) { in amdgpu_reset_fini()
Daldebaran.c38 if ((adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 2) && in aldebaran_is_mode2_default()
160 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 2) && in aldebaran_mode2_perform_reset()
341 if (reset_context->reset_req_dev->ip_versions[MP1_HWIP][0] == in aldebaran_mode2_restore_hwcontext()
Dsoc15.c327 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(12, 0, 0) || in soc15_get_xclk()
328 adev->ip_versions[MP1_HWIP][0] == IP_VERSION(12, 0, 1)) in soc15_get_xclk()
330 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(10, 0, 0) || in soc15_get_xclk()
331 adev->ip_versions[MP1_HWIP][0] == IP_VERSION(10, 0, 1)) in soc15_get_xclk()
525 switch (adev->ip_versions[MP1_HWIP][0]) { in soc15_asic_reset_method()
601 switch (adev->ip_versions[MP1_HWIP][0]) { in soc15_supports_baco()
Ddimgrey_cavefish_reg_init.c41 adev->reg_offset[MP1_HWIP][i] = (uint32_t *)(&(MP1_BASE.instance[i])); in dimgrey_cavefish_reg_base_init()
Daldebaran_reg_init.c40 adev->reg_offset[MP1_HWIP][i] = (uint32_t *)(&(MP1_BASE.instance[i])); in aldebaran_reg_base_init()
Darct_reg_init.c40 adev->reg_offset[MP1_HWIP][i] = (uint32_t *)(&(MP1_BASE.instance[i])); in arct_reg_base_init()
Damdgpu_discovery.c191 [MP1_HWIP] = MP1_HWID,
1789 switch (adev->ip_versions[MP1_HWIP][0]) { in amdgpu_discovery_set_smu_ip_blocks()
1830 adev->ip_versions[MP1_HWIP][0]); in amdgpu_discovery_set_smu_ip_blocks()
2154 adev->ip_versions[MP1_HWIP][0] = IP_VERSION(9, 0, 0); in amdgpu_discovery_set_ip_blocks()
2176 adev->ip_versions[MP1_HWIP][0] = IP_VERSION(9, 0, 0); in amdgpu_discovery_set_ip_blocks()
2199 adev->ip_versions[MP1_HWIP][0] = IP_VERSION(10, 0, 1); in amdgpu_discovery_set_ip_blocks()
2215 adev->ip_versions[MP1_HWIP][0] = IP_VERSION(10, 0, 0); in amdgpu_discovery_set_ip_blocks()
2237 adev->ip_versions[MP1_HWIP][0] = IP_VERSION(11, 0, 2); in amdgpu_discovery_set_ip_blocks()
2267 adev->ip_versions[MP1_HWIP][0] = IP_VERSION(11, 0, 2); in amdgpu_discovery_set_ip_blocks()
2292 adev->ip_versions[MP1_HWIP][0] = IP_VERSION(13, 0, 2); in amdgpu_discovery_set_ip_blocks()
Dvega10_reg_init.c40 adev->reg_offset[MP1_HWIP][i] = (uint32_t *)(&(MP1_BASE.instance[i])); in vega10_reg_base_init()
Dvega20_reg_init.c40 adev->reg_offset[MP1_HWIP][i] = (uint32_t *)(&(MP1_BASE.instance[i])); in vega20_reg_base_init()
Dsienna_cichlid.c39 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 7) && in sienna_cichlid_is_mode2_default()
Damdgpu_ucode.c1114 } else if (block_type == MP1_HWIP) { in amdgpu_ucode_legacy_naming()
1115 switch (adev->ip_versions[MP1_HWIP][0]) { in amdgpu_ucode_legacy_naming()
1294 case MP1_HWIP: in amdgpu_ucode_ip_version_decode()
Damdgpu_ras_eeprom.c156 switch (adev->ip_versions[MP1_HWIP][0]) { in __is_ras_eeprom_supported()
194 switch (adev->ip_versions[MP1_HWIP][0]) { in __get_eeprom_i2c_addr()
Dsoc21.c376 switch (adev->ip_versions[MP1_HWIP][0]) { in soc21_asic_reset_method()
Dnv.c456 switch (adev->ip_versions[MP1_HWIP][0]) { in nv_asic_reset_method()
Damdgpu.h651 MP1_HWIP, enumerator
/Linux-v6.6/drivers/gpu/drm/amd/pm/swsmu/smu13/
Dyellow_carp_ppt.c1027 if ((adev->ip_versions[MP1_HWIP][0]) == IP_VERSION(13, 0, 8)) in yellow_carp_get_umd_pstate_clk_default()
1029 if ((adev->ip_versions[MP1_HWIP][0]) == IP_VERSION(13, 0, 1) || in yellow_carp_get_umd_pstate_clk_default()
1030 (adev->ip_versions[MP1_HWIP][0]) == IP_VERSION(13, 0, 3)) in yellow_carp_get_umd_pstate_clk_default()
1034 if ((adev->ip_versions[MP1_HWIP][0]) == IP_VERSION(13, 0, 8)) in yellow_carp_get_umd_pstate_clk_default()
1036 if ((adev->ip_versions[MP1_HWIP][0]) == IP_VERSION(13, 0, 1) || in yellow_carp_get_umd_pstate_clk_default()
1037 (adev->ip_versions[MP1_HWIP][0]) == IP_VERSION(13, 0, 3)) in yellow_carp_get_umd_pstate_clk_default()
1041 if ((adev->ip_versions[MP1_HWIP][0]) == IP_VERSION(13, 0, 8)) in yellow_carp_get_umd_pstate_clk_default()
1043 if ((adev->ip_versions[MP1_HWIP][0]) == IP_VERSION(13, 0, 1) || in yellow_carp_get_umd_pstate_clk_default()
1044 (adev->ip_versions[MP1_HWIP][0]) == IP_VERSION(13, 0, 3)) in yellow_carp_get_umd_pstate_clk_default()
Dsmu_v13_0.c104 amdgpu_ucode_ip_version_decode(adev, MP1_HWIP, ucode_prefix, sizeof(ucode_prefix)); in smu_v13_0_init_microcode()
199 if ((adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 7)) || in smu_v13_0_init_pptable_microcode()
200 (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 0)) || in smu_v13_0_init_pptable_microcode()
201 (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 10))) in smu_v13_0_init_pptable_microcode()
237 switch (adev->ip_versions[MP1_HWIP][0]) { in smu_v13_0_check_fw_status()
272 adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 6)) in smu_v13_0_check_fw_version()
805 switch (adev->ip_versions[MP1_HWIP][0]) { in smu_v13_0_gfx_off_control()
1783 if (smu->adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 2)) { in smu_v13_0_set_performance_level()
1930 if ((smu->adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 2)) && (!ret && value)) in smu_v13_0_get_dpm_level_count()
1990 if (smu->adev->ip_versions[MP1_HWIP][0] != IP_VERSION(13, 0, 2)) { in smu_v13_0_set_single_dpm_table()
Dsmu_v13_0_0_ppt.c2455 switch (adev->ip_versions[MP1_HWIP][0]) { in smu_v13_0_0_mode1_reset()
2488 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 10)) in smu_v13_0_0_mode2_reset()
2500 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 10)) in smu_v13_0_0_enable_gfx_features()
2564 if ((adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 10)) && in smu_v13_0_0_check_ecc_table_support()
Dsmu_v13_0_4_ppt.c1147 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 4)) in smu_v13_0_4_set_ppt_funcs()
/Linux-v6.6/drivers/gpu/drm/amd/pm/swsmu/smu11/
Dsmu_v11_0.c104 ((adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 9)) || in smu_v11_0_init_microcode()
105 (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 7)))) in smu_v11_0_init_microcode()
108 amdgpu_ucode_ip_version_decode(adev, MP1_HWIP, ucode_prefix, sizeof(ucode_prefix)); in smu_v11_0_init_microcode()
216 switch (adev->ip_versions[MP1_HWIP][0]) { in smu_v11_0_check_fw_version()
249 adev->ip_versions[MP1_HWIP][0]); in smu_v11_0_check_fw_version()
477 size_t size = adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 5, 0) ? in smu_v11_0_init_power()
734 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 11) || in smu_v11_0_init_display_count()
735 adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 5, 0) || in smu_v11_0_init_display_count()
736 adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 12) || in smu_v11_0_init_display_count()
737 adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 13)) in smu_v11_0_init_display_count()
[all …]
Dnavi10_ppt.c348 (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 0)) && in navi10_get_allowed_feature_mask()
357 (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 0)) && in navi10_get_allowed_feature_mask()
919 switch (adev->ip_versions[MP1_HWIP][0]) { in navi1x_get_smu_metrics_data()
929 if (((adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 5)) && smu_version > 0x00351F00) || in navi1x_get_smu_metrics_data()
930 ((adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 0)) && smu_version > 0x002A3B00)) in navi1x_get_smu_metrics_data()
1715 switch (adev->ip_versions[MP1_HWIP][0]) { in navi10_populate_umd_state_clk()
2757 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 0) || in navi10_need_umc_cdr_workaround()
2758 adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 5)) in navi10_need_umc_cdr_workaround()
2866 if (((adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 0)) && (pmfw_version >= 0x2a3500)) || in navi10_run_umc_cdr_workaround()
2867 ((adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 5)) && (pmfw_version >= 0x351D00))) { in navi10_run_umc_cdr_workaround()
[all …]
Dsienna_cichlid_ppt.c77 if (smu->adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 13))\
94 if (smu->adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 13)) in get_table_size()
312 (adev->ip_versions[MP1_HWIP][0] > IP_VERSION(11, 0, 7)) && in sienna_cichlid_get_allowed_feature_mask()
437 if (smu->adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 13)) in sienna_cichlid_append_powerplay_table()
450 if (smu->adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 13)) in sienna_cichlid_append_powerplay_table()
728 switch (smu->adev->ip_versions[MP1_HWIP][0]) { in sienna_cichlid_get_smu_metrics_data()
1388 if ((adev->ip_versions[MP1_HWIP][0] == IP_VERSION(11, 0, 7)) && in sienna_cichlid_print_clk_levels()
1497 switch (adev->ip_versions[MP1_HWIP][0]) { in sienna_cichlid_populate_umd_state_clk()
1948 if (adev->ip_versions[MP1_HWIP][0] != IP_VERSION(11, 0, 7)) { in sienna_cichlid_read_sensor()
1957 if (adev->ip_versions[MP1_HWIP][0] != IP_VERSION(11, 0, 7)) { in sienna_cichlid_read_sensor()
[all …]
/Linux-v6.6/drivers/gpu/drm/amd/pm/swsmu/
Damdgpu_smu.c465 if (adev->ip_versions[MP1_HWIP][0] >= IP_VERSION(11, 0, 0)) in is_support_sw_smu()
583 switch (adev->ip_versions[MP1_HWIP][0]) { in smu_set_funcs()
755 if ((adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 1)) || in smu_late_init()
756 (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 3))) in smu_late_init()
1239 switch (adev->ip_versions[MP1_HWIP][0]) { in smu_smc_hw_setup()
1429 if (adev->ip_versions[MP1_HWIP][0] < IP_VERSION(11, 0, 0)) { in smu_start_smc_engine()
1529 switch (adev->ip_versions[MP1_HWIP][0]) { in smu_disable_dpms()
1550 switch (adev->ip_versions[MP1_HWIP][0]) { in smu_disable_dpms()
1570 switch (adev->ip_versions[MP1_HWIP][0]) { in smu_disable_dpms()
1587 switch (adev->ip_versions[MP1_HWIP][0]) { in smu_disable_dpms()
[all …]
/Linux-v6.6/drivers/gpu/drm/amd/pm/swsmu/smu12/
Drenoir_ppt.c1201 …if (((adev->ip_versions[MP1_HWIP][0] == IP_VERSION(12, 0, 1)) && (adev->pm.fw_version >= 0x40000f)… in renoir_get_smu_metrics_data()
1202 ((adev->ip_versions[MP1_HWIP][0] == IP_VERSION(12, 0, 0)) && (adev->pm.fw_version >= 0x373200))) in renoir_get_smu_metrics_data()
/Linux-v6.6/drivers/gpu/drm/amd/pm/
Damdgpu_pm.c2000 uint32_t mp1_ver = adev->ip_versions[MP1_HWIP][0]; in default_attr_update()
3447 uint32_t mp1_ver = adev->ip_versions[MP1_HWIP][0]; in amdgpu_debugfs_pm_info_pp()

12