Home
last modified time | relevance | path

Searched refs:MLX5_MATCH_MISC_PARAMETERS_2 (Results 1 – 13 of 13) sorted by relevance

/Linux-v6.6/drivers/net/ethernet/mellanox/mlx5/core/en/
Dtc_tun_mplsoudp.c113 spec->match_criteria_enable |= MLX5_MATCH_MISC_PARAMETERS_2; in parse_tunnel()
Dtc_ct.c1699 MLX5_MATCH_MISC_PARAMETERS_2); in mlx5_tc_ct_alloc_pre_ct()
/Linux-v6.6/drivers/net/ethernet/mellanox/mlx5/core/esw/
Dbridge.c103 MLX5_MATCH_OUTER_HEADERS | MLX5_MATCH_MISC_PARAMETERS_2); in mlx5_esw_bridge_ingress_vlan_proto_fg_create()
165 MLX5_MATCH_OUTER_HEADERS | MLX5_MATCH_MISC_PARAMETERS_2); in mlx5_esw_bridge_ingress_vlan_proto_filter_fg_create()
223 MLX5_MATCH_OUTER_HEADERS | MLX5_MATCH_MISC_PARAMETERS_2); in mlx5_esw_bridge_ingress_mac_fg_create()
344 MLX5_SET(create_flow_group_in, in, match_criteria_enable, MLX5_MATCH_MISC_PARAMETERS_2); in mlx5_esw_bridge_egress_miss_fg_create()
591 rule_spec->match_criteria_enable = MLX5_MATCH_OUTER_HEADERS | MLX5_MATCH_MISC_PARAMETERS_2; in mlx5_esw_bridge_ingress_flow_with_esw_create()
703 rule_spec->match_criteria_enable = MLX5_MATCH_OUTER_HEADERS | MLX5_MATCH_MISC_PARAMETERS_2; in mlx5_esw_bridge_ingress_filter_flow_create()
824 rule_spec->match_criteria_enable = MLX5_MATCH_MISC_PARAMETERS_2; in mlx5_esw_bridge_egress_miss_flow_create()
Dipsec_fs.c127 spec->match_criteria_enable = MLX5_MATCH_MISC_PARAMETERS_2; in esw_ipsec_rx_status_pass_create()
Dbridge_mcast.c342 MLX5_SET(create_flow_group_in, in, match_criteria_enable, MLX5_MATCH_MISC_PARAMETERS_2); in mlx5_esw_bridge_mcast_filter_fg_create()
520 rule_spec->match_criteria_enable = MLX5_MATCH_MISC_PARAMETERS_2; in mlx5_esw_bridge_mcast_flow_with_esw_create()
/Linux-v6.6/drivers/net/ethernet/mellanox/mlx5/core/
Deswitch_offloads.c116 spec->match_criteria_enable &= ~MLX5_MATCH_MISC_PARAMETERS_2; in mlx5_eswitch_clear_rule_source_port()
153 spec->match_criteria_enable |= MLX5_MATCH_MISC_PARAMETERS_2; in mlx5_eswitch_set_rule_source_port()
962 spec->match_criteria_enable |= MLX5_MATCH_MISC_PARAMETERS_2; in mlx5_eswitch_add_send_to_vport_rule()
1043 spec->match_criteria_enable = MLX5_MATCH_MISC_PARAMETERS_2; in mlx5_eswitch_add_send_to_vport_meta_rule()
1125 spec->match_criteria_enable = MLX5_MATCH_MISC_PARAMETERS_2; in peer_miss_rules_setup()
1416 spec->match_criteria_enable = MLX5_MATCH_MISC_PARAMETERS_2; in esw_add_restore_rule()
1453 MLX5_MATCH_MISC_PARAMETERS_2 | match_params); in mlx5_esw_set_flow_group_source_port()
1684 MLX5_MATCH_MISC_PARAMETERS_2); in esw_create_meta_send_to_vport_group()
2103 spec->match_criteria_enable = MLX5_MATCH_MISC_PARAMETERS_2; in mlx5_esw_set_spec_source_port()
2269 MLX5_MATCH_MISC_PARAMETERS_2); in esw_create_restore_table()
Den_tc.c227 spec->match_criteria_enable |= MLX5_MATCH_MISC_PARAMETERS_2; in mlx5e_tc_match_to_reg_match()
/Linux-v6.6/drivers/net/ethernet/mellanox/mlx5/core/lib/
Dmacsec_fs.c302 MLX5_SET_CFG(in, match_criteria_enable, MLX5_MATCH_MISC_PARAMETERS_2); in macsec_fs_tx_create_crypto_table_groups()
517 spec->match_criteria_enable = MLX5_MATCH_MISC_PARAMETERS_2; in macsec_fs_tx_create()
594 spec->match_criteria_enable |= MLX5_MATCH_MISC_PARAMETERS_2; in macsec_fs_tx_setup_fte()
1171 spec->match_criteria_enable = MLX5_MATCH_MISC_PARAMETERS_2; in macsec_fs_rx_create_check_decap_rule()
2165 spec->match_criteria_enable |= MLX5_MATCH_MISC_PARAMETERS_2; in mlx5_macsec_fs_add_roce_rule_rx()
/Linux-v6.6/drivers/net/ethernet/mellanox/mlx5/core/en/tc/
Dint_port.c84 spec->match_criteria_enable = MLX5_MATCH_MISC_PARAMETERS_2; in mlx5e_int_port_create_rx_rule()
Dct_fs_smfs.c101 spec->match_criteria_enable = MLX5_MATCH_MISC_PARAMETERS_2 | MLX5_MATCH_OUTER_HEADERS; in mlx5_ct_fs_smfs_matcher_create()
Dpost_meter.c94 MLX5_MATCH_MISC_PARAMETERS_2); in mlx5e_post_meter_rate_fg_create()
/Linux-v6.6/drivers/net/ethernet/mellanox/mlx5/core/en_accel/
Dipsec_fs.c903 spec->match_criteria_enable |= MLX5_MATCH_MISC_PARAMETERS_2; in setup_fte_reg_a()
914 spec->match_criteria_enable |= MLX5_MATCH_MISC_PARAMETERS_2; in setup_fte_reg_c4()
/Linux-v6.6/include/linux/mlx5/
Ddevice.h1137 MLX5_MATCH_MISC_PARAMETERS_2 = 1 << 3, enumerator