Home
last modified time | relevance | path

Searched refs:DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT (Results 1 – 13 of 13) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_3_sh_mask.h13792 #define DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT macro
Ddcn_3_0_3_sh_mask.h13617 #define DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT macro
Ddcn_3_0_1_sh_mask.h21711 #define DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT macro
Ddcn_2_1_0_sh_mask.h25500 #define DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT macro
Ddcn_3_2_1_sh_mask.h23136 #define DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT macro
Ddcn_3_1_5_sh_mask.h25947 #define DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT macro
Ddcn_3_1_2_sh_mask.h27922 #define DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT macro
Ddcn_3_0_2_sh_mask.h24734 #define DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT macro
Ddcn_3_1_4_sh_mask.h29951 #define DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT macro
Ddcn_3_1_6_sh_mask.h28688 #define DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT macro
Ddcn_3_0_0_sh_mask.h27968 #define DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT macro
Ddcn_2_0_0_sh_mask.h28849 #define DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT macro
Ddcn_3_2_0_sh_mask.h23133 #define DPG0_DPG_CONTROL__DPG_BIT_DEPTH__SHIFT macro