Home
last modified time | relevance | path

Searched refs:DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK (Results 1 – 7 of 7) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dvega10_powertune.c489 …{ ixDIDT_SQ_EDC_CTRL, DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK, DIDT_S…
510 …{ ixDIDT_SQ_EDC_CTRL, DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK, DIDT_S…
531 …{ ixDIDT_SQ_EDC_CTRL, DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK, DIDT_S…
641 …{ ixDIDT_SQ_EDC_CTRL, DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK, DIDT_S…
662 …{ ixDIDT_SQ_EDC_CTRL, DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK, DIDT_S…
/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h28894 #define DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK macro
Dgc_9_2_1_sh_mask.h30449 #define DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK macro
Dgc_9_1_sh_mask.h30114 #define DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK macro
Dgc_9_4_2_sh_mask.h201 #define DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK macro
Dgc_10_1_0_sh_mask.h43252 #define DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK macro
Dgc_10_3_0_sh_mask.h48465 #define DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK macro