Home
last modified time | relevance | path

Searched refs:DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK (Results 1 – 23 of 23) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h5227 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK 0x00000003L macro
Ddce_8_0_sh_mask.h2887 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK 0x3 macro
Ddce_10_0_sh_mask.h2685 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK 0x3 macro
Ddce_11_0_sh_mask.h2699 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK 0x3 macro
Ddce_11_2_sh_mask.h2939 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK 0x3 macro
Ddce_12_0_sh_mask.h9003 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h21163 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddcn_3_0_1_sh_mask.h35757 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddcn_2_1_0_sh_mask.h43057 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddcn_3_2_1_sh_mask.h39770 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddcn_1_0_sh_mask.h39751 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddcn_3_1_5_sh_mask.h42585 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddcn_3_1_2_sh_mask.h44482 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddcn_3_0_2_sh_mask.h42343 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddcn_3_1_4_sh_mask.h46807 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddcn_3_1_6_sh_mask.h45549 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddcn_3_0_0_sh_mask.h48909 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddcn_2_0_0_sh_mask.h48536 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddcn_3_2_0_sh_mask.h39767 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_3_1_4_sh_mask.h51085 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddpcs_4_2_0_sh_mask.h3510 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddpcs_4_2_2_sh_mask.h3631 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro
Ddpcs_4_2_3_sh_mask.h3668 #define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK macro