Home
last modified time | relevance | path

Searched refs:CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK (Results 1 – 11 of 11) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h2418 #define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK 0x40000000L macro
Dgfx_7_2_sh_mask.h1239 #define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK 0x40000000 macro
Dgfx_8_0_sh_mask.h1579 #define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK 0x40000000 macro
Dgfx_8_1_sh_mask.h2103 #define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK 0x40000000 macro
/Linux-v6.6/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h11077 #define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK … macro
Dgc_9_2_1_sh_mask.h12362 #define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK … macro
Dgc_9_4_3_sh_mask.h14087 #define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK … macro
Dgc_9_1_sh_mask.h12558 #define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK … macro
Dgc_9_4_2_sh_mask.h2378 #define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK … macro
Dgc_10_1_0_sh_mask.h18026 #define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK … macro
Dgc_10_3_0_sh_mask.h16290 #define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK … macro