Home
last modified time | relevance | path

Searched refs:CLK_TOP_PE2_MAC_P0_SEL (Results 1 – 4 of 4) sorted by relevance

/Linux-v6.6/include/dt-bindings/clock/
Dmt2712-clk.h162 #define CLK_TOP_PE2_MAC_P0_SEL 131 macro
/Linux-v6.6/drivers/clk/mediatek/
Dclk-mt2712.c696 MUX_GATE(CLK_TOP_PE2_MAC_P0_SEL, "pe2_mac_p0_sel", pe2_mac_p0_parents,
/Linux-v6.6/Documentation/devicetree/bindings/pci/
Dmediatek-pcie.txt192 clocks = <&topckgen CLK_TOP_PE2_MAC_P0_SEL>,
/Linux-v6.6/arch/arm64/boot/dts/mediatek/
Dmt2712e.dtsi965 clocks = <&topckgen CLK_TOP_PE2_MAC_P0_SEL>,