Searched refs:CLK_TOP_MUX_AUD_1 (Results 1 – 10 of 10) sorted by relevance
| /Linux-v6.6/sound/soc/mediatek/mt8183/ |
| D | mt8183-afe-clk.c | 30 CLK_TOP_MUX_AUD_1, enumerator
69 [CLK_TOP_MUX_AUD_1] = "top_mux_aud_1",
237 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_1]); in apll1_mux_setting()
240 __func__, aud_clks[CLK_TOP_MUX_AUD_1], ret); in apll1_mux_setting()
243 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
247 __func__, aud_clks[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
278 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
282 __func__, aud_clks[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
286 clk_disable_unprepare(afe_priv->clk[CLK_TOP_MUX_AUD_1]); in apll1_mux_setting()
297 clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
[all …]
|
| /Linux-v6.6/sound/soc/mediatek/mt8192/ |
| D | mt8192-afe-clk.c | 30 [CLK_TOP_MUX_AUD_1] = "top_mux_aud_1",
86 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_1]); in apll1_mux_setting()
89 __func__, aud_clks[CLK_TOP_MUX_AUD_1], ret); in apll1_mux_setting()
92 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
96 __func__, aud_clks[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
127 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
131 __func__, aud_clks[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
135 clk_disable_unprepare(afe_priv->clk[CLK_TOP_MUX_AUD_1]); in apll1_mux_setting()
567 CLK_TOP_MUX_AUD_1 : CLK_TOP_MUX_AUD_2; in mt8192_mck_enable()
|
| D | mt8192-afe-clk.h | 187 CLK_TOP_MUX_AUD_1, enumerator
|
| /Linux-v6.6/sound/soc/mediatek/mt8186/ |
| D | mt8186-afe-clk.c | 51 [CLK_TOP_MUX_AUD_1] = "top_mux_aud_1",
97 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_1]); in apll1_mux_setting()
100 __func__, aud_clks[CLK_TOP_MUX_AUD_1], ret); in apll1_mux_setting()
103 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
107 __func__, aud_clks[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
138 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
142 __func__, aud_clks[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
146 clk_disable_unprepare(afe_priv->clk[CLK_TOP_MUX_AUD_1]); in apll1_mux_setting()
545 CLK_TOP_MUX_AUD_1 : CLK_TOP_MUX_AUD_2; in mt8186_mck_enable()
|
| D | mt8186-afe-clk.h | 58 CLK_TOP_MUX_AUD_1, enumerator
|
| /Linux-v6.6/include/dt-bindings/clock/ |
| D | mt6797-clk.h | 37 #define CLK_TOP_MUX_AUD_1 27 macro
|
| D | mt8183-clk.h | 55 #define CLK_TOP_MUX_AUD_1 19 macro
|
| /Linux-v6.6/drivers/clk/mediatek/ |
| D | clk-mt6797.c | 364 MUX_GATE(CLK_TOP_MUX_AUD_1, "aud_1_sel", aud_1_parents,
|
| D | clk-mt8183.c | 552 MUX_GATE_CLR_SET_UPD(CLK_TOP_MUX_AUD_1, "aud_1_sel",
|
| /Linux-v6.6/arch/arm64/boot/dts/mediatek/ |
| D | mt8183.dtsi | 1601 <&topckgen CLK_TOP_MUX_AUD_1>,
|
