Searched refs:CLK_DIV_BY_49 (Results 1 – 1 of 1) sorted by relevance
126 #define CLK_DIV_BY_49 0x02000000 macro2278 n |= PM_CTRL_ENABLE | CLK_DIV_BY_49 | USE_PCI_TIMING; in snd_m3_chip_init()