Searched refs:w11 (Results 1 – 4 of 4) sorted by relevance
| /Linux-v6.1/arch/arm64/crypto/ |
| D | aes-cipher-core.S | 88 ldp w10, w11, [rk, #-8]
98 eor w7, w7, w11
104 0: \round w8, w9, w10, w11, w4, w5, w6, w7
105 \round w4, w5, w6, w7, w8, w9, w10, w11
108 \round w8, w9, w10, w11, w4, w5, w6, w7
110 2: \round w4, w5, w6, w7, w8, w9, w10, w11
113 \round w4, w5, w6, w7, w8, w9, w10, w11, \bsz, b
|
| D | ghash-ce-core.S | 539 mov w11, #(0x1 << 24) // BE '1U'
541 mov KS0.s[3], w11
705 sub w11, w8, #3
709 rev w11, w11
716 ins KS1.s[3], w11
|
| D | aes-modes.S | 334 CTR_W .req w11 // XCTR only
|
| /Linux-v6.1/drivers/crypto/hisilicon/ |
| D | qm.c | 49 #define QM_SQ_TAIL_IDX(sqc) ((le16_to_cpu((sqc)->w11) >> 6) & 0x1)
61 #define QM_CQ_TAIL_IDX(cqc) ((le16_to_cpu((cqc)->w11) >> 6) & 0x1)
297 (qc)->w11 = 0; \
399 __le16 w11; member
414 __le16 w11; member
2938 sqc->w11 = cpu_to_le16(QM_QC_PASID_ENABLE << in qm_sq_ctx_cfg()
2980 cqc->w11 = cpu_to_le16(QM_QC_PASID_ENABLE); in qm_cq_ctx_cfg()
|
