Searched refs:regMP1_SMN_IH_SW_INT_CTRL (Results 1 – 6 of 6) sorted by relevance
| /Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/mp/ |
| D | mp_13_0_2_offset.h | 387 #define regMP1_SMN_IH_SW_INT_CTRL … macro
|
| D | mp_13_0_4_offset.h | 380 #define regMP1_SMN_IH_SW_INT_CTRL … macro
|
| D | mp_13_0_8_offset.h | 382 #define regMP1_SMN_IH_SW_INT_CTRL … macro
|
| D | mp_13_0_0_offset.h | 379 #define regMP1_SMN_IH_SW_INT_CTRL … macro
|
| D | mp_13_0_5_offset.h | 381 #define regMP1_SMN_IH_SW_INT_CTRL … macro
|
| /Linux-v6.1/drivers/gpu/drm/amd/pm/swsmu/smu13/ |
| D | smu_v13_0.c | 1310 val = RREG32_SOC15(MP1, 0, regMP1_SMN_IH_SW_INT_CTRL); in smu_v13_0_set_irq_state()
1312 WREG32_SOC15(MP1, 0, regMP1_SMN_IH_SW_INT_CTRL, val); in smu_v13_0_set_irq_state()
1343 val = RREG32_SOC15(MP1, 0, regMP1_SMN_IH_SW_INT_CTRL); in smu_v13_0_set_irq_state()
1345 WREG32_SOC15(MP1, 0, regMP1_SMN_IH_SW_INT_CTRL, val); in smu_v13_0_set_irq_state()
1409 data = RREG32_SOC15(MP1, 0, regMP1_SMN_IH_SW_INT_CTRL); in smu_v13_0_irq_process()
1411 WREG32_SOC15(MP1, 0, regMP1_SMN_IH_SW_INT_CTRL, data); in smu_v13_0_irq_process()
|
