Home
last modified time | relevance | path

Searched refs:regCP_ME1_PIPE0_INT_CNTL_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_4_2_offset.h480 #define regCP_ME1_PIPE0_INT_CNTL_BASE_IDX … macro
Dgc_11_0_0_offset.h4233 #define regCP_ME1_PIPE0_INT_CNTL_BASE_IDX … macro
Dgc_11_0_3_offset.h4445 #define regCP_ME1_PIPE0_INT_CNTL_BASE_IDX … macro