/Linux-v6.1/drivers/bcma/ |
D | driver_chipcommon_pmu.c | 84 u32 pll0, mask; in bcma_pmu2_pll_init0() local 115 pll0 = bcma_chipco_pll_read(cc, BCMA_CC_PMU15_PLL_PLLCTL0); in bcma_pmu2_pll_init0() 116 freq_tgt_current = (pll0 & BCMA_CC_PMU15_PLL_PC0_FREQTGT_MASK) >> in bcma_pmu2_pll_init0() 137 pll0 &= ~BCMA_CC_PMU15_PLL_PC0_FREQTGT_MASK; in bcma_pmu2_pll_init0() 138 pll0 |= freq_tgt_target << BCMA_CC_PMU15_PLL_PC0_FREQTGT_SHIFT; in bcma_pmu2_pll_init0() 139 bcma_chipco_pll_write(cc, BCMA_CC_PMU15_PLL_PLLCTL0, pll0); in bcma_pmu2_pll_init0() 353 static u32 bcma_pmu_pll_clock(struct bcma_drv_cc *cc, u32 pll0, u32 m) in bcma_pmu_pll_clock() argument 358 BUG_ON((pll0 & 3) || (pll0 > BCMA_CC_PMU4716_MAINPLL_PLL0)); in bcma_pmu_pll_clock() 370 tmp = bcma_chipco_pll_read(cc, pll0 + BCMA_CC_PPL_P1P2_OFF); in bcma_pmu_pll_clock() 374 tmp = bcma_chipco_pll_read(cc, pll0 + BCMA_CC_PPL_M14_OFF); in bcma_pmu_pll_clock() [all …]
|
/Linux-v6.1/Documentation/devicetree/bindings/clock/ti/davinci/ |
D | pll.txt | 9 - "ti,da850-pll0" for PLL0 on DA850/OMAP-L138/AM18XX 14 - for "ti,da850-pll0", shall be "clksrc", "extclksrc" 20 This property is only valid when compatible = "ti,da850-pll0". 42 This child node is only valid when compatible = "ti,da850-pll0". 56 pll0: clock-controller@11000 { 57 compatible = "ti,da850-pll0";
|
/Linux-v6.1/Documentation/devicetree/bindings/clock/ |
D | qoriq-clock.txt | 160 pll0: pll0@800 { 165 clock-output-names = "pll0", "pll0-div2"; 180 clocks = <&pll0 0>, <&pll0 1>, <&pll1 0>, <&pll1 1>; 181 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2"; 189 clocks = <&pll0 0>, <&pll0 1>, <&pll1 0>, <&pll1 1>; 190 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
|
D | silabs,si5351.txt | 82 /* connect xtal input as source of pll0 and pll1 */ 88 * - pll0 as clock source of multisynth0 90 * - multisynth0 can change pll0
|
/Linux-v6.1/Documentation/devicetree/bindings/clock/st/ |
D | st,clkgen-pll.txt | 12 "st,clkgen-pll0" 13 "st,clkgen-pll0-a0" 14 "st,clkgen-pll0-c0"
|
D | st,clkgen.txt | 51 compatible = "st,clkgen-pll0";
|
/Linux-v6.1/arch/arc/boot/dts/ |
D | abilis_tb10x.dtsi | 48 pll0: oscillator { label 51 clock-output-names = "pll0"; 56 clocks = <&pll0>; 62 clocks = <&pll0>;
|
D | abilis_tb100.dtsi | 17 pll0: oscillator { label
|
D | abilis_tb101.dtsi | 17 pll0: oscillator { label
|
/Linux-v6.1/arch/arm/boot/dts/ |
D | stih407-clock.dtsi | 70 compatible = "st,clkgen-pll0-a0"; 89 clk_s_c0_pll0: clk-s-c0-pll0 { 91 compatible = "st,clkgen-pll0-c0";
|
D | stih410-clock.dtsi | 75 compatible = "st,clkgen-pll0-a0"; 94 clk_s_c0_pll0: clk-s-c0-pll0 { 96 compatible = "st,clkgen-pll0-c0";
|
D | stih418-clock.dtsi | 75 compatible = "st,clkgen-pll0-a0"; 94 clk_s_c0_pll0: clk-s-c0-pll0 { 96 compatible = "st,clkgen-pll0-c0";
|
D | dove-cubox.dts | 101 /* connect xtal input as source of pll0 and pll1 */
|
D | da850.dtsi | 135 pll0: clock-controller@11000 { label 136 compatible = "ti,da850-pll0";
|
D | r8a73a4.dtsi | 484 clock-output-names = "main", "pll0", "pll1", "pll2",
|
/Linux-v6.1/drivers/gpu/drm/tegra/ |
D | hdmi.c | 40 u32 pll0; member 136 .pll0 = SOR_PLL_BG_V17_S(3) | SOR_PLL_ICHPMP(1) | 151 .pll0 = SOR_PLL_BG_V17_S(3) | SOR_PLL_ICHPMP(1) | 169 .pll0 = SOR_PLL_BG_V17_S(3) | SOR_PLL_ICHPMP(1) | 183 .pll0 = SOR_PLL_BG_V17_S(3) | SOR_PLL_ICHPMP(1) | 197 .pll0 = SOR_PLL_BG_V17_S(3) | SOR_PLL_ICHPMP(1) | 215 .pll0 = SOR_PLL_ICHPMP(1) | SOR_PLL_BG_V17_S(3) | 233 .pll0 = SOR_PLL_ICHPMP(1) | SOR_PLL_BG_V17_S(3) | 252 .pll0 = SOR_PLL_ICHPMP(1) | SOR_PLL_BG_V17_S(3) | 271 .pll0 = SOR_PLL_ICHPMP(1) | SOR_PLL_BG_V17_S(3) | [all …]
|
D | sor.c | 365 unsigned int pll0; member 1456 value = tegra_sor_readl(sor, sor->soc->regs->pll0); in tegra_sor_power_down() 1458 tegra_sor_writel(sor, value, sor->soc->regs->pll0); in tegra_sor_power_down() 2296 value = tegra_sor_readl(sor, sor->soc->regs->pll0); in tegra_sor_hdmi_enable() 2299 tegra_sor_writel(sor, value, sor->soc->regs->pll0); in tegra_sor_hdmi_enable() 2494 value = tegra_sor_readl(sor, sor->soc->regs->pll0); in tegra_sor_hdmi_enable() 2501 tegra_sor_writel(sor, value, sor->soc->regs->pll0); in tegra_sor_hdmi_enable() 2779 value = tegra_sor_readl(sor, sor->soc->regs->pll0); in tegra_sor_dp_enable() 2781 tegra_sor_writel(sor, value, sor->soc->regs->pll0); in tegra_sor_dp_enable() 2820 value = tegra_sor_readl(sor, sor->soc->regs->pll0); in tegra_sor_dp_enable() [all …]
|
/Linux-v6.1/drivers/clk/mxs/ |
D | clk-imx28.c | 133 ref_xtal, pll0, pll1, pll2, ref_cpu, ref_emi, ref_io0, ref_io1, enumerator 168 clks[pll0] = mxs_clk_pll("pll0", "ref_xtal", PLL0CTRL0, 17, 480000000); in mx28_clocks_init()
|
/Linux-v6.1/arch/arm/mach-davinci/ |
D | da850.c | 646 void __iomem *pll0; in da850_init_time() local 653 pll0 = ioremap(DA8XX_PLL0_BASE, SZ_4K); in da850_init_time() 656 da850_pll0_init(NULL, pll0, cfgchip); in da850_init_time()
|
/Linux-v6.1/drivers/gpu/drm/i915/display/ |
D | intel_dpll_mgr.h | 214 u32 ebb0, ebb4, pll0, pll1, pll2, pll3, pll6, pll8, pll9, pll10, pcsdw12; member
|
D | intel_dpll_mgr.c | 1953 temp |= pll->state.hw_state.pll0; in bxt_ddi_pll_enable() 2087 hw_state->pll0 = intel_de_read(dev_priv, BXT_PORT_PLL(phy, ch, 0)); in bxt_ddi_pll_get_hw_state() 2088 hw_state->pll0 &= PORT_PLL_M2_INT_MASK; in bxt_ddi_pll_get_hw_state() 2231 dpll_hw_state->pll0 = PORT_PLL_M2_INT(clk_div->m2 >> 22); in bxt_ddi_set_dpll_hw_state() 2263 clock.m2 = REG_FIELD_GET(PORT_PLL_M2_INT_MASK, pll_state->pll0) << 22; in bxt_ddi_pll_get_freq() 2357 hw_state->pll0, in bxt_dump_hw_state()
|
/Linux-v6.1/drivers/phy/ti/ |
D | Kconfig | 49 three clock selects (pll0, pll1, dig) and resets for each of the
|
/Linux-v6.1/drivers/clk/qcom/ |
D | gcc-mdm9615.c | 40 static struct clk_pll pll0 = { variable 1589 [PLL0] = &pll0.clkr,
|
D | gcc-ipq806x.c | 32 static struct clk_pll pll0 = { variable 54 &pll0.clkr.hw, 3065 [PLL0] = &pll0.clkr,
|
/Linux-v6.1/arch/arm64/boot/dts/ti/ |
D | k3-j721e-main.dtsi | 372 wiz0_pll0_refclk: pll0-refclk { 432 wiz1_pll0_refclk: pll0-refclk { 492 wiz2_pll0_refclk: pll0-refclk { 552 wiz3_pll0_refclk: pll0-refclk {
|