Home
last modified time | relevance | path

Searched refs:mtk_clk_gate_ops_setclr (Results 1 – 25 of 76) sorted by relevance

1234

/Linux-v6.1/drivers/clk/mediatek/
Dclk-mt8195-vdo1.c44 GATE_MTK(_id, _name, _parent, &vdo1_0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
47 GATE_MTK(_id, _name, _parent, &vdo1_1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
50 GATE_MTK(_id, _name, _parent, &vdo1_2_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
54 &mtk_clk_gate_ops_setclr, _flags)
57 GATE_MTK(_id, _name, _parent, &vdo1_3_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
Dclk-mt8195-vdo0.c32 GATE_MTK(_id, _name, _parent, &vdo0_0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
35 GATE_MTK(_id, _name, _parent, &vdo0_1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
38 GATE_MTK(_id, _name, _parent, &vdo0_2_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
42 &mtk_clk_gate_ops_setclr, _flags)
Dclk-mt8195-infra_ao.c46 &mtk_clk_gate_ops_setclr, _flag)
53 &mtk_clk_gate_ops_setclr, _flag)
60 &mtk_clk_gate_ops_setclr, _flag)
67 &mtk_clk_gate_ops_setclr, _flag)
74 &mtk_clk_gate_ops_setclr, _flag)
Dclk-mt8192-mm.c33 GATE_MTK(_id, _name, _parent, &mm0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
36 GATE_MTK(_id, _name, _parent, &mm1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
39 GATE_MTK(_id, _name, _parent, &mm2_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
Dclk-mt8195-vpp0.c32 GATE_MTK(_id, _name, _parent, &vpp0_0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
35 GATE_MTK(_id, _name, _parent, &vpp0_1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
38 GATE_MTK(_id, _name, _parent, &vpp0_2_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
Dclk-mt8186-infra_ao.c40 &mtk_clk_gate_ops_setclr, _flag)
47 &mtk_clk_gate_ops_setclr, _flag)
54 &mtk_clk_gate_ops_setclr, _flag)
61 &mtk_clk_gate_ops_setclr, _flag)
Dclk-mt2712-mm.c39 .ops = &mtk_clk_gate_ops_setclr, \
48 .ops = &mtk_clk_gate_ops_setclr, \
57 .ops = &mtk_clk_gate_ops_setclr, \
Dclk-mt8192-mdp.c28 GATE_MTK(_id, _name, _parent, &mdp0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
31 GATE_MTK(_id, _name, _parent, &mdp1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
Dclk-mt8186-mdp.c26 GATE_MTK(_id, _name, _parent, &mdp0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
29 GATE_MTK(_id, _name, _parent, &mdp2_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
Dclk-mt7986-infracfg.c94 .ops = &mtk_clk_gate_ops_setclr, \
101 .ops = &mtk_clk_gate_ops_setclr, \
108 .ops = &mtk_clk_gate_ops_setclr, \
Dclk-mt8183-mm.c28 &mtk_clk_gate_ops_setclr)
32 &mtk_clk_gate_ops_setclr)
Dclk-mt2701-mm.c33 .ops = &mtk_clk_gate_ops_setclr, \
42 .ops = &mtk_clk_gate_ops_setclr, \
Dclk-mt8195-vpp1.c26 GATE_MTK(_id, _name, _parent, &vpp1_0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
29 GATE_MTK(_id, _name, _parent, &vpp1_1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
Dclk-mt8365-mm.c28 &mtk_clk_gate_ops_setclr)
32 &mtk_clk_gate_ops_setclr)
Dclk-mt8186-mm.c26 GATE_MTK(_id, _name, _parent, &mm0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
29 GATE_MTK(_id, _name, _parent, &mm1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
Dclk-mt6779-mm.c29 &mtk_clk_gate_ops_setclr)
32 &mtk_clk_gate_ops_setclr)
Dclk-mt6797-mm.c32 .ops = &mtk_clk_gate_ops_setclr, \
41 .ops = &mtk_clk_gate_ops_setclr, \
Dclk-mt8167-mm.c38 .ops = &mtk_clk_gate_ops_setclr, \
47 .ops = &mtk_clk_gate_ops_setclr, \
Dclk-mt6795-mm.c14 GATE_MTK(_id, _name, _parent, &mm0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
17 GATE_MTK(_id, _name, _parent, &mm1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
Dclk-mt8173-mm.c34 .ops = &mtk_clk_gate_ops_setclr, \
43 .ops = &mtk_clk_gate_ops_setclr, \
Dclk-mt8192.c770 GATE_MTK(_id, _name, _parent, &infra0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
774 &mtk_clk_gate_ops_setclr, _flag)
780 GATE_MTK(_id, _name, _parent, &infra2_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
784 &mtk_clk_gate_ops_setclr, _flag)
790 GATE_MTK(_id, _name, _parent, &infra4_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
794 &mtk_clk_gate_ops_setclr, _flag)
Dclk-mt8186-mfg.c20 GATE_MTK(_id, _name, _parent, &mfg_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
Dclk-mt6779-mfg.c24 &mtk_clk_gate_ops_setclr)
Dclk-mt8183-mfgcfg.c23 &mtk_clk_gate_ops_setclr, CLK_SET_RATE_PARENT)
Dclk-mt8192-mfg.c23 _shift, &mtk_clk_gate_ops_setclr, \

1234