Home
last modified time | relevance | path

Searched refs:mmHDMI_ACR_48_0 (Results 1 – 9 of 9) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/amdgpu/
Ddce_v6_0.c1437 tmp = RREG32(mmHDMI_ACR_48_0 + dig->afmt->offset); in dce_v6_0_audio_set_acr()
1439 WREG32(mmHDMI_ACR_48_0 + dig->afmt->offset, tmp); in dce_v6_0_audio_set_acr()
Ddce_v10_0.c1507 tmp = RREG32(mmHDMI_ACR_48_0 + dig->afmt->offset); in dce_v10_0_afmt_update_ACR()
1509 WREG32(mmHDMI_ACR_48_0 + dig->afmt->offset, tmp); in dce_v10_0_afmt_update_ACR()
Ddce_v11_0.c1549 tmp = RREG32(mmHDMI_ACR_48_0 + dig->afmt->offset); in dce_v11_0_afmt_update_ACR()
1551 WREG32(mmHDMI_ACR_48_0 + dig->afmt->offset, tmp); in dce_v11_0_afmt_update_ACR()
Ddce_v8_0.c1462 WREG32(mmHDMI_ACR_48_0 + offset, (acr.cts_48khz << HDMI_ACR_48_0__HDMI_ACR_CTS_48__SHIFT)); in dce_v8_0_afmt_update_ACR()
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h3854 #define mmHDMI_ACR_48_0 0x1C3B macro
Ddce_8_0_d.h3215 #define mmHDMI_ACR_48_0 0x1c3b macro
Ddce_11_0_d.h3867 #define mmHDMI_ACR_48_0 0x4a32 macro
Ddce_10_0_d.h3994 #define mmHDMI_ACR_48_0 0x4a32 macro
Ddce_11_2_d.h5098 #define mmHDMI_ACR_48_0 0x4a32 macro