Home
last modified time | relevance | path

Searched refs:mmGRBM_GFX_CNTL (Results 1 – 10 of 10) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_4_1_offset.h74 #define mmGRBM_GFX_CNTL … macro
Dgc_9_0_offset.h83 #define mmGRBM_GFX_CNTL … macro
Dgc_9_1_offset.h83 #define mmGRBM_GFX_CNTL … macro
Dgc_9_2_1_offset.h81 #define mmGRBM_GFX_CNTL … macro
Dgc_10_1_0_offset.h2089 #define mmGRBM_GFX_CNTL … macro
Dgc_10_3_0_offset.h2164 #define mmGRBM_GFX_CNTL … macro
/Linux-v6.1/drivers/gpu/drm/amd/amdgpu/
Dnv.c321 WREG32_SOC15(GC, 0, mmGRBM_GFX_CNTL, grbm_gfx_cntl); in nv_grbm_select()
Dsoc15.c364 WREG32_SOC15_RLC_SHADOW(GC, 0, mmGRBM_GFX_CNTL, grbm_gfx_cntl); in soc15_grbm_select()
Dgfx_v10_0.c4228 reg_access_ctrl->grbm_cntl = SOC15_REG_OFFSET(GC, 0, mmGRBM_GFX_CNTL); in gfx_v10_0_init_rlcg_reg_access_ctrl()
6098 tmp = RREG32_SOC15(GC, 0, mmGRBM_GFX_CNTL); in gfx_v10_0_cp_gfx_switch_pipe()
6101 WREG32_SOC15(GC, 0, mmGRBM_GFX_CNTL, tmp); in gfx_v10_0_cp_gfx_switch_pipe()
Dgfx_v9_0.c1710 reg_access_ctrl->grbm_cntl = SOC15_REG_OFFSET(GC, 0, mmGRBM_GFX_CNTL); in gfx_v9_0_init_rlcg_reg_access_ctrl()