Home
last modified time | relevance | path

Searched refs:mmBL1_PWM_GRP2_REG_LOCK_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h7152 #define mmBL1_PWM_GRP2_REG_LOCK_BASE_IDX … macro
Ddcn_2_0_0_offset.h8183 #define mmBL1_PWM_GRP2_REG_LOCK_BASE_IDX … macro
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_12_0_offset.h1319 #define mmBL1_PWM_GRP2_REG_LOCK_BASE_IDX … macro