Home
last modified time | relevance | path

Searched refs:mmABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_offset.h6881 #define mmABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX … macro
Ddcn_3_0_1_offset.h11601 #define mmABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX … macro
Ddcn_1_0_offset.h5586 #define mmABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX … macro
Ddcn_3_0_2_offset.h14241 #define mmABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX … macro
Ddcn_3_0_0_offset.h15839 #define mmABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX … macro