Home
last modified time | relevance | path

Searched refs:merge_3d (Results 1 – 11 of 11) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_merge3d.c25 if (idx == m->merge_3d[i].id) { in _merge_3d_offset()
26 b->blk_addr = addr + m->merge_3d[i].base; in _merge_3d_offset()
28 return &m->merge_3d[i]; in _merge_3d_offset()
35 static void dpu_hw_merge_3d_setup_3d_mode(struct dpu_hw_merge_3d *merge_3d, in dpu_hw_merge_3d_setup_3d_mode() argument
42 c = &merge_3d->hw; in dpu_hw_merge_3d_setup_3d_mode()
Ddpu_rm.c136 const struct dpu_merge_3d_cfg *merge_3d = &cat->merge_3d[i]; in dpu_rm_init() local
138 if (merge_3d->id < MERGE_3D_0 || merge_3d->id >= MERGE_3D_MAX) { in dpu_rm_init()
139 DPU_ERROR("skip merge_3d %d with invalid id\n", merge_3d->id); in dpu_rm_init()
142 hw = dpu_hw_merge_3d_init(merge_3d->id, mmio, cat); in dpu_rm_init()
149 rm->merge_3d_blks[merge_3d->id - MERGE_3D_0] = &hw->base; in dpu_rm_init()
167 if (pp->merge_3d && pp->merge_3d < MERGE_3D_MAX) in dpu_rm_init()
168 hw->merge_3d = to_dpu_hw_merge_3d(rm->merge_3d_blks[pp->merge_3d - MERGE_3D_0]); in dpu_rm_init()
Ddpu_encoder_phys_wb.c213 if (mode_3d && hw_pp && hw_pp->merge_3d) in dpu_encoder_phys_wb_setup_cdp()
214 intf_cfg.merge_3d = hw_pp->merge_3d->idx; in dpu_encoder_phys_wb_setup_cdp()
216 if (phys_enc->hw_pp->merge_3d && phys_enc->hw_pp->merge_3d->ops.setup_3d_mode) in dpu_encoder_phys_wb_setup_cdp()
217 phys_enc->hw_pp->merge_3d->ops.setup_3d_mode(phys_enc->hw_pp->merge_3d, in dpu_encoder_phys_wb_setup_cdp()
318 if (hw_ctl->ops.update_pending_flush_merge_3d && hw_pp && hw_pp->merge_3d) in _dpu_encoder_phys_wb_update_flush()
320 hw_pp->merge_3d->idx); in _dpu_encoder_phys_wb_update_flush()
Ddpu_encoder_phys_vid.c276 if (phys_enc->hw_pp->merge_3d) in dpu_encoder_phys_vid_setup_timing_engine()
277 intf_cfg.merge_3d = phys_enc->hw_pp->merge_3d->idx; in dpu_encoder_phys_vid_setup_timing_engine()
291 if (phys_enc->hw_pp->merge_3d) in dpu_encoder_phys_vid_setup_timing_engine()
292 phys_enc->hw_pp->merge_3d->ops.setup_3d_mode(phys_enc->hw_pp->merge_3d, intf_cfg.mode_3d); in dpu_encoder_phys_vid_setup_timing_engine()
429 if (ctl->ops.update_pending_flush_merge_3d && phys_enc->hw_pp->merge_3d) in dpu_encoder_phys_vid_enable()
430 ctl->ops.update_pending_flush_merge_3d(ctl, phys_enc->hw_pp->merge_3d->idx); in dpu_encoder_phys_vid_enable()
Ddpu_hw_ctl.c283 enum dpu_merge_3d merge_3d) in dpu_hw_ctl_update_pending_flush_merge_3d_v1() argument
285 ctx->pending_merge_3d_flush_mask |= BIT(merge_3d - MERGE_3D_0); in dpu_hw_ctl_update_pending_flush_merge_3d_v1()
549 if (cfg->merge_3d) in dpu_hw_ctl_intf_cfg_v1()
551 BIT(cfg->merge_3d - MERGE_3D_0)); in dpu_hw_ctl_intf_cfg_v1()
607 if (cfg->merge_3d) { in dpu_hw_ctl_reset_intf_cfg_v1()
609 merge3d_active &= ~BIT(cfg->merge_3d - MERGE_3D_0); in dpu_hw_ctl_reset_intf_cfg_v1()
Ddpu_hw_merge3d.h21 void (*setup_3d_mode)(struct dpu_hw_merge_3d *merge_3d,
Ddpu_hw_pingpong.h151 struct dpu_hw_merge_3d *merge_3d; member
Ddpu_hw_ctl.h49 enum dpu_merge_3d merge_3d; member
Ddpu_hw_catalog.h602 u32 merge_3d; member
847 const struct dpu_merge_3d_cfg *merge_3d; member
Ddpu_encoder.c2053 if (phys_enc->hw_pp->merge_3d) { in dpu_encoder_helper_phys_cleanup()
2054 phys_enc->hw_pp->merge_3d->ops.setup_3d_mode(phys_enc->hw_pp->merge_3d, in dpu_encoder_helper_phys_cleanup()
2058 phys_enc->hw_pp->merge_3d->idx); in dpu_encoder_helper_phys_cleanup()
2069 if (phys_enc->hw_pp->merge_3d) in dpu_encoder_helper_phys_cleanup()
2070 intf_cfg.merge_3d = phys_enc->hw_pp->merge_3d->idx; in dpu_encoder_helper_phys_cleanup()
Ddpu_hw_catalog.c1121 .merge_3d = _merge_3d, \
1131 .merge_3d = _merge_3d, \
1816 .merge_3d = sm8150_merge_3d,
1840 .merge_3d = sm8150_merge_3d,
1866 .merge_3d = sm8150_merge_3d,