Home
last modified time | relevance | path

Searched refs:ih_data (Results 1 – 9 of 9) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/amdgpu/
Damdgpu_umc.c175 struct ras_dispatch_if ih_data = { in amdgpu_umc_process_ecc_irq() local
182 ih_data.head = *ras_if; in amdgpu_umc_process_ecc_irq()
184 amdgpu_ras_interrupt_dispatch(adev, &ih_data); in amdgpu_umc_process_ecc_irq()
Damdgpu_jpeg.c225 struct ras_dispatch_if ih_data = { in amdgpu_jpeg_process_poison_irq() local
232 ih_data.head = *ras_if; in amdgpu_jpeg_process_poison_irq()
233 amdgpu_ras_interrupt_dispatch(adev, &ih_data); in amdgpu_jpeg_process_poison_irq()
Damdgpu_sdma.c142 struct ras_dispatch_if ih_data = { in amdgpu_sdma_process_ecc_irq() local
149 ih_data.head = *ras_if; in amdgpu_sdma_process_ecc_irq()
151 amdgpu_ras_interrupt_dispatch(adev, &ih_data); in amdgpu_sdma_process_ecc_irq()
Dgfx_v8_0.c6710 static void gfx_v8_0_parse_sq_irq(struct amdgpu_device *adev, unsigned ih_data, in gfx_v8_0_parse_sq_irq() argument
6717 enc = REG_GET_FIELD(ih_data, SQ_INTERRUPT_WORD_CMN, ENCODING); in gfx_v8_0_parse_sq_irq()
6718 se_id = REG_GET_FIELD(ih_data, SQ_INTERRUPT_WORD_CMN, SE_ID); in gfx_v8_0_parse_sq_irq()
6728 REG_GET_FIELD(ih_data, SQ_INTERRUPT_WORD_AUTO, IMMED_OVERFLOW), in gfx_v8_0_parse_sq_irq()
6729 REG_GET_FIELD(ih_data, SQ_INTERRUPT_WORD_AUTO, HOST_REG_OVERFLOW), in gfx_v8_0_parse_sq_irq()
6730 REG_GET_FIELD(ih_data, SQ_INTERRUPT_WORD_AUTO, HOST_CMD_OVERFLOW), in gfx_v8_0_parse_sq_irq()
6731 REG_GET_FIELD(ih_data, SQ_INTERRUPT_WORD_AUTO, CMD_TIMESTAMP), in gfx_v8_0_parse_sq_irq()
6732 REG_GET_FIELD(ih_data, SQ_INTERRUPT_WORD_AUTO, REG_TIMESTAMP), in gfx_v8_0_parse_sq_irq()
6733 REG_GET_FIELD(ih_data, SQ_INTERRUPT_WORD_AUTO, THREAD_TRACE_BUF_FULL), in gfx_v8_0_parse_sq_irq()
6734 REG_GET_FIELD(ih_data, SQ_INTERRUPT_WORD_AUTO, WLT), in gfx_v8_0_parse_sq_irq()
[all …]
Damdgpu_gfx.c717 struct ras_dispatch_if ih_data = { in amdgpu_gfx_cp_ecc_error_irq() local
724 ih_data.head = *ras_if; in amdgpu_gfx_cp_ecc_error_irq()
727 amdgpu_ras_interrupt_dispatch(adev, &ih_data); in amdgpu_gfx_cp_ecc_error_irq()
Damdgpu_ras.c1610 struct ras_ih_data *data = &obj->ih_data; in amdgpu_ras_interrupt_umc_handler()
1637 struct ras_ih_data *data = &obj->ih_data; in amdgpu_ras_interrupt_handler()
1669 container_of(data, struct ras_manager, ih_data); in amdgpu_ras_interrupt_process_handler()
1678 struct ras_ih_data *data = &obj->ih_data; in amdgpu_ras_interrupt_dispatch()
1708 data = &obj->ih_data; in amdgpu_ras_interrupt_remove_handler()
1738 data = &obj->ih_data; in amdgpu_ras_interrupt_add_handler()
Damdgpu_vcn.c1242 struct ras_dispatch_if ih_data = { in amdgpu_vcn_process_poison_irq() local
1249 ih_data.head = *ras_if; in amdgpu_vcn_process_poison_irq()
1250 amdgpu_ras_interrupt_dispatch(adev, &ih_data); in amdgpu_vcn_process_poison_irq()
Damdgpu_gfx.h235 unsigned ih_data; member
Damdgpu_ras.h446 struct ras_ih_data ih_data; member