Searched refs:first_vlan_qualifier (Results 1 – 4 of 4) sorted by relevance
| /Linux-v6.1/drivers/net/ethernet/mellanox/mlx5/core/steering/ |
| D | mlx5_ifc_dr_ste_v1.h | 178 u8 first_vlan_qualifier[0x2]; member
212 u8 first_vlan_qualifier[0x2]; member
247 u8 first_vlan_qualifier[0x2]; member
296 u8 first_vlan_qualifier[0x2]; member
|
| D | mlx5_ifc_dr.h | 167 u8 first_vlan_qualifier[0x2]; member
200 u8 first_vlan_qualifier[0x2]; member
233 u8 first_vlan_qualifier[0x2]; member
292 u8 first_vlan_qualifier[0x2]; member
|
| D | dr_ste_v0.c | 727 MLX5_SET(ste_eth_l2_src_dst, bit_mask, first_vlan_qualifier, -1); in dr_ste_v0_build_eth_l2_src_dst_bit_mask()
730 MLX5_SET(ste_eth_l2_src_dst, bit_mask, first_vlan_qualifier, -1); in dr_ste_v0_build_eth_l2_src_dst_bit_mask()
771 MLX5_SET(ste_eth_l2_src_dst, tag, first_vlan_qualifier, DR_STE_CVLAN); in dr_ste_v0_build_eth_l2_src_dst_tag()
774 MLX5_SET(ste_eth_l2_src_dst, tag, first_vlan_qualifier, DR_STE_SVLAN); in dr_ste_v0_build_eth_l2_src_dst_tag()
895 MLX5_SET(ste_eth_l2_src, bit_mask, first_vlan_qualifier, -1); in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()
957 MLX5_SET(ste_eth_l2_src, tag, first_vlan_qualifier, DR_STE_CVLAN); in dr_ste_v0_build_eth_l2_src_or_dst_tag()
960 MLX5_SET(ste_eth_l2_src, tag, first_vlan_qualifier, DR_STE_SVLAN); in dr_ste_v0_build_eth_l2_src_or_dst_tag()
1087 MLX5_SET(ste_eth_l2_tnl, bit_mask, first_vlan_qualifier, -1); in dr_ste_v0_build_eth_l2_tnl_bit_mask()
1116 MLX5_SET(ste_eth_l2_tnl, tag, first_vlan_qualifier, DR_STE_CVLAN); in dr_ste_v0_build_eth_l2_tnl_tag()
1119 MLX5_SET(ste_eth_l2_tnl, tag, first_vlan_qualifier, DR_STE_SVLAN); in dr_ste_v0_build_eth_l2_tnl_tag()
|
| D | dr_ste_v1.c | 998 MLX5_SET(ste_eth_l2_src_dst_v1, bit_mask, first_vlan_qualifier, -1); in dr_ste_v1_build_eth_l2_src_dst_bit_mask()
1001 MLX5_SET(ste_eth_l2_src_dst_v1, bit_mask, first_vlan_qualifier, -1); in dr_ste_v1_build_eth_l2_src_dst_bit_mask()
1033 MLX5_SET(ste_eth_l2_src_dst_v1, tag, first_vlan_qualifier, DR_STE_CVLAN); in dr_ste_v1_build_eth_l2_src_dst_tag()
1036 MLX5_SET(ste_eth_l2_src_dst_v1, tag, first_vlan_qualifier, DR_STE_SVLAN); in dr_ste_v1_build_eth_l2_src_dst_tag()
1149 MLX5_SET(ste_eth_l2_src_v1, bit_mask, first_vlan_qualifier, -1); in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()
1208 MLX5_SET(ste_eth_l2_src_v1, tag, first_vlan_qualifier, DR_STE_CVLAN); in dr_ste_v1_build_eth_l2_src_or_dst_tag()
1211 MLX5_SET(ste_eth_l2_src_v1, tag, first_vlan_qualifier, DR_STE_SVLAN); in dr_ste_v1_build_eth_l2_src_or_dst_tag()
1331 MLX5_SET(ste_eth_l2_tnl_v1, bit_mask, first_vlan_qualifier, -1); in dr_ste_v1_build_eth_l2_tnl_bit_mask()
1359 MLX5_SET(ste_eth_l2_tnl_v1, tag, first_vlan_qualifier, DR_STE_CVLAN); in dr_ste_v1_build_eth_l2_tnl_tag()
1362 MLX5_SET(ste_eth_l2_tnl_v1, tag, first_vlan_qualifier, DR_STE_SVLAN); in dr_ste_v1_build_eth_l2_tnl_tag()
|
