Home
last modified time | relevance | path

Searched refs:dc_dsc_cfg (Results 1 – 6 of 6) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_dsc.c188 DC_LOG_DSC("\tnum_slices_h %d", config->dc_dsc_cfg.num_slices_h); in dsc_config_log()
189 DC_LOG_DSC("\tnum_slices_v %d", config->dc_dsc_cfg.num_slices_v); in dsc_config_log()
191 config->dc_dsc_cfg.bits_per_pixel, in dsc_config_log()
192 config->dc_dsc_cfg.bits_per_pixel / 16, in dsc_config_log()
193 ((config->dc_dsc_cfg.bits_per_pixel % 16) * 10000) / 16); in dsc_config_log()
354 ASSERT(dsc_cfg->dc_dsc_cfg.num_slices_h); in dsc_prepare_config()
355 ASSERT(dsc_cfg->dc_dsc_cfg.num_slices_v); in dsc_prepare_config()
356 ASSERT(dsc_cfg->dc_dsc_cfg.version_minor == 1 || dsc_cfg->dc_dsc_cfg.version_minor == 2); in dsc_prepare_config()
359 ASSERT((dsc_cfg->dc_dsc_cfg.version_minor == 1 && in dsc_prepare_config()
360 (8 <= dsc_cfg->dc_dsc_cfg.linebuf_depth && dsc_cfg->dc_dsc_cfg.linebuf_depth <= 13)) || in dsc_prepare_config()
[all …]
Ddcn20_resource.c1679 dsc_cfg.dc_dsc_cfg = stream->timing.dsc_cfg; in dcn20_validate_dsc()
1680 dsc_cfg.dc_dsc_cfg.num_slices_h /= opp_cnt; in dcn20_validate_dsc()
/Linux-v6.1/drivers/gpu/drm/amd/display/dc/dcn314/
Ddcn314_hwseq.c119 dsc_cfg.dc_dsc_cfg = stream->timing.dsc_cfg; in update_dsc_on_stream()
120 ASSERT(dsc_cfg.dc_dsc_cfg.num_slices_h % opp_cnt == 0); in update_dsc_on_stream()
121 dsc_cfg.dc_dsc_cfg.num_slices_h /= opp_cnt; in update_dsc_on_stream()
132 dsc_cfg.dc_dsc_cfg.num_slices_h *= opp_cnt; in update_dsc_on_stream()
/Linux-v6.1/drivers/gpu/drm/amd/display/dc/inc/hw/
Ddsc.h43 struct dc_dsc_config dc_dsc_cfg; member
/Linux-v6.1/drivers/gpu/drm/amd/display/dc/dcn32/
Ddcn32_hwseq.c1039 dsc_cfg.dc_dsc_cfg = stream->timing.dsc_cfg; in update_dsc_on_stream()
1040 ASSERT(dsc_cfg.dc_dsc_cfg.num_slices_h % opp_cnt == 0); in update_dsc_on_stream()
1041 dsc_cfg.dc_dsc_cfg.num_slices_h /= opp_cnt; in update_dsc_on_stream()
1052 dsc_cfg.dc_dsc_cfg.num_slices_h *= opp_cnt; in update_dsc_on_stream()
/Linux-v6.1/drivers/gpu/drm/amd/display/dc/core/
Ddc_link_dp.c7421 dsc_cfg.dc_dsc_cfg = stream->timing.dsc_cfg; in dp_set_dsc_on_stream()
7422 ASSERT(dsc_cfg.dc_dsc_cfg.num_slices_h % opp_cnt == 0); in dp_set_dsc_on_stream()
7423 dsc_cfg.dc_dsc_cfg.num_slices_h /= opp_cnt; in dp_set_dsc_on_stream()
7433 dsc_cfg.dc_dsc_cfg.num_slices_h *= opp_cnt; in dp_set_dsc_on_stream()
7542 dsc_cfg.dc_dsc_cfg = stream->timing.dsc_cfg; in dp_set_dsc_pps_sdp()