Home
last modified time | relevance | path

Searched refs:cfgcr1 (Results 1 – 4 of 4) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/i915/display/
Dintel_dpll_mgr.c1226 i915_reg_t ctl, cfgcr1, cfgcr2; member
1239 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL1),
1245 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL2),
1251 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL3),
1281 intel_de_write(dev_priv, regs[id].cfgcr1, pll->state.hw_state.cfgcr1); in skl_ddi_pll_enable()
1283 intel_de_posting_read(dev_priv, regs[id].cfgcr1); in skl_ddi_pll_enable()
1343 hw_state->cfgcr1 = intel_de_read(dev_priv, regs[id].cfgcr1); in skl_ddi_pll_get_hw_state()
1685 dco_freq = (pll_state->cfgcr1 & DPLL_CFGCR1_DCO_INTEGER_MASK) * in skl_ddi_wrpll_get_freq()
1688 dco_freq += ((pll_state->cfgcr1 & DPLL_CFGCR1_DCO_FRACTION_MASK) >> 9) * in skl_ddi_wrpll_get_freq()
1701 u32 ctrl1, cfgcr1, cfgcr2; in skl_ddi_hdmi_pll_dividers() local
[all …]
Dintel_dpll_mgr.h205 u32 cfgcr1, cfgcr2; member
Dintel_display_debugfs.c958 seq_printf(m, " cfgcr1: 0x%08x\n", pll->state.hw_state.cfgcr1); in i915_shared_dplls_info()
Dintel_display.c5844 PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr1); in intel_pipe_config_compare()