Home
last modified time | relevance | path

Searched refs:_parents (Results 1 – 24 of 24) sorted by relevance

/Linux-v6.1/drivers/clk/sunxi-ng/
Dccu_mp.h34 #define SUNXI_CCU_MP_WITH_MUX_GATE_POSTDIV(_struct, _name, _parents, _reg, \ argument
49 _parents, \
55 #define SUNXI_CCU_MP_WITH_MUX_GATE(_struct, _name, _parents, _reg, \ argument
68 _parents, \
74 #define SUNXI_CCU_MP_WITH_MUX(_struct, _name, _parents, _reg, \ argument
79 SUNXI_CCU_MP_WITH_MUX_GATE(_struct, _name, _parents, _reg, \
85 #define SUNXI_CCU_MP_DATA_WITH_MUX_GATE(_struct, _name, _parents, _reg, \ argument
98 _parents, \
104 #define SUNXI_CCU_MP_DATA_WITH_MUX(_struct, _name, _parents, _reg, \ argument
109 SUNXI_CCU_MP_DATA_WITH_MUX_GATE(_struct, _name, _parents, _reg, \
[all …]
Dccu_mux.h49 #define SUNXI_CCU_MUX_TABLE_WITH_GATE(_struct, _name, _parents, _table, \ argument
58 _parents, \
64 #define SUNXI_CCU_MUX_WITH_GATE(_struct, _name, _parents, _reg, \ argument
66 SUNXI_CCU_MUX_TABLE_WITH_GATE(_struct, _name, _parents, NULL, \
70 #define SUNXI_CCU_MUX(_struct, _name, _parents, _reg, _shift, _width, \ argument
72 SUNXI_CCU_MUX_TABLE_WITH_GATE(_struct, _name, _parents, NULL, \
75 #define SUNXI_CCU_MUX_DATA_WITH_GATE(_struct, _name, _parents, _reg, \ argument
83 _parents, \
89 #define SUNXI_CCU_MUX_DATA(_struct, _name, _parents, _reg, \ argument
91 SUNXI_CCU_MUX_DATA_WITH_GATE(_struct, _name, _parents, _reg, \
[all …]
Dccu_div.h128 _parents, _table, \ argument
140 _parents, \
146 #define SUNXI_CCU_M_WITH_MUX_GATE(_struct, _name, _parents, _reg, \ argument
150 _parents, NULL, \
155 #define SUNXI_CCU_M_WITH_MUX(_struct, _name, _parents, _reg, \ argument
159 _parents, NULL, \
185 #define SUNXI_CCU_M_DATA_WITH_MUX_GATE(_struct, _name, _parents, _reg, \ argument
196 _parents, \
202 #define SUNXI_CCU_M_DATA_WITH_MUX(_struct, _name, _parents, _reg, \ argument
206 SUNXI_CCU_M_DATA_WITH_MUX_GATE(_struct, _name, _parents, _reg, \
[all …]
Dccu_nkm.h34 #define SUNXI_CCU_NKM_WITH_MUX_GATE_LOCK(_struct, _name, _parents, _reg, \ argument
50 _parents, \
/Linux-v6.1/drivers/clk/sprd/
Dmux.h39 #define SPRD_MUX_CLK_HW_INIT_FN(_struct, _name, _parents, _table, \ argument
46 .hw.init = _fn(_name, _parents, \
51 #define SPRD_MUX_CLK_TABLE(_struct, _name, _parents, _table, \ argument
53 SPRD_MUX_CLK_HW_INIT_FN(_struct, _name, _parents, _table, \
57 #define SPRD_MUX_CLK(_struct, _name, _parents, _reg, \ argument
59 SPRD_MUX_CLK_TABLE(_struct, _name, _parents, NULL, \
62 #define SPRD_MUX_CLK_DATA_TABLE(_struct, _name, _parents, _table, \ argument
64 SPRD_MUX_CLK_HW_INIT_FN(_struct, _name, _parents, _table, \
68 #define SPRD_MUX_CLK_DATA(_struct, _name, _parents, _reg, \ argument
70 SPRD_MUX_CLK_DATA_TABLE(_struct, _name, _parents, NULL, \
/Linux-v6.1/drivers/clk/mediatek/
Dclk-mtk.h88 #define MUX_GATE_FLAGS_2(_id, _name, _parents, _reg, _shift, \ argument
98 .parent_names = _parents, \
99 .num_parents = ARRAY_SIZE(_parents), \
108 #define MUX_GATE_FLAGS(_id, _name, _parents, _reg, _shift, _width, \ argument
110 MUX_GATE_FLAGS_2(_id, _name, _parents, _reg, \
117 #define MUX_GATE(_id, _name, _parents, _reg, _shift, _width, _gate) \ argument
118 MUX_GATE_FLAGS(_id, _name, _parents, _reg, _shift, _width, \
121 #define MUX(_id, _name, _parents, _reg, _shift, _width) \ argument
122 MUX_FLAGS(_id, _name, _parents, _reg, \
125 #define MUX_FLAGS(_id, _name, _parents, _reg, _shift, _width, _flags) { \ argument
[all …]
Dclk-mux.h40 #define GATE_CLR_SET_UPD_FLAGS(_id, _name, _parents, _mux_ofs, \ argument
53 .parent_names = _parents, \
54 .num_parents = ARRAY_SIZE(_parents), \
62 #define MUX_GATE_CLR_SET_UPD_FLAGS(_id, _name, _parents, _mux_ofs, \ argument
65 GATE_CLR_SET_UPD_FLAGS(_id, _name, _parents, _mux_ofs, \
70 #define MUX_GATE_CLR_SET_UPD(_id, _name, _parents, _mux_ofs, \ argument
73 MUX_GATE_CLR_SET_UPD_FLAGS(_id, _name, _parents, \
78 #define MUX_CLR_SET_UPD(_id, _name, _parents, _mux_ofs, \ argument
81 GATE_CLR_SET_UPD_FLAGS(_id, _name, _parents, _mux_ofs, \
Dclk-mt6795-topckgen.c21 #define TOP_MUX_GATE_NOSR(_id, _name, _parents, _reg, _shift, _width, _gate, _flags) \ argument
22 MUX_GATE_CLR_SET_UPD_FLAGS(_id, _name, _parents, _reg, \
26 #define TOP_MUX_GATE(_id, _name, _parents, _reg, _shift, _width, _gate, _flags) \ argument
27 TOP_MUX_GATE_NOSR(_id, _name, _parents, _reg, _shift, _width, \
/Linux-v6.1/drivers/clk/tegra/
Dclk-tegra-periph.c132 #define MUX(_name, _parents, _offset, \ argument
134 TEGRA_INIT_DATA_TABLE(_name, NULL, NULL, _parents, _offset,\
136 _clk_num, _gate_flags, _clk_id, _parents##_idx, 0,\
139 #define MUX_FLAGS(_name, _parents, _offset,\ argument
141 TEGRA_INIT_DATA_TABLE(_name, NULL, NULL, _parents, _offset,\
143 _clk_num, _gate_flags, _clk_id, _parents##_idx, flags,\
146 #define MUX8(_name, _parents, _offset, \ argument
148 TEGRA_INIT_DATA_TABLE(_name, NULL, NULL, _parents, _offset,\
150 _clk_num, _gate_flags, _clk_id, _parents##_idx, 0,\
153 #define MUX8_NOGATE_LOCK(_name, _parents, _offset, _clk_id, _lock) \ argument
[all …]
Dclk-tegra30.c158 #define TEGRA_INIT_DATA_MUX(_name, _parents, _offset, \ argument
160 TEGRA_INIT_DATA(_name, NULL, NULL, _parents, _offset, \
164 #define TEGRA_INIT_DATA_MUX8(_name, _parents, _offset, \ argument
166 TEGRA_INIT_DATA(_name, NULL, NULL, _parents, _offset, \
170 #define TEGRA_INIT_DATA_INT(_name, _parents, _offset, \ argument
172 TEGRA_INIT_DATA(_name, NULL, NULL, _parents, _offset, \
177 #define TEGRA_INIT_DATA_NODIV(_name, _parents, _offset, \ argument
180 TEGRA_INIT_DATA(_name, NULL, NULL, _parents, _offset, \
Dclk-tegra20.c136 #define TEGRA_INIT_DATA_MUX(_name, _parents, _offset, \ argument
138 TEGRA_INIT_DATA(_name, NULL, NULL, _parents, _offset, \
143 #define TEGRA_INIT_DATA_DIV16(_name, _parents, _offset, \ argument
145 TEGRA_INIT_DATA(_name, NULL, NULL, _parents, _offset, \
150 #define TEGRA_INIT_DATA_NODIV(_name, _parents, _offset, \ argument
153 TEGRA_INIT_DATA(_name, NULL, NULL, _parents, _offset, \
Dclk-tegra124.c97 #define MUX8_NOGATE_LOCK(_name, _parents, _offset, _clk_id, _lock) \ argument
98 TEGRA_INIT_DATA_TABLE(_name, NULL, NULL, _parents, _offset, \
101 _parents##_idx, 0, _lock)
103 #define NODIV(_name, _parents, _offset, \ argument
106 TEGRA_INIT_DATA_TABLE(_name, NULL, NULL, _parents, _offset,\
109 _clk_id, _parents##_idx, 0, _lock)
Dclk-tegra114.c115 #define MUX8(_name, _parents, _offset, \ argument
117 TEGRA_INIT_DATA_TABLE(_name, NULL, NULL, _parents, _offset,\
119 _clk_num, _gate_flags, _clk_id, _parents##_idx, 0,\
/Linux-v6.1/drivers/clk/pxa/
Dclk-pxa.h18 static const char *const name ## _parents[] __initconst
32 name ## _parents, \
33 ARRAY_SIZE(name ## _parents), \
47 name ## _parents, \
48 ARRAY_SIZE(name ## _parents), \
64 name ## _parents, \
65 ARRAY_SIZE(name ## _parents), \
81 name ## _parents, \
82 ARRAY_SIZE(name ## _parents), \
/Linux-v6.1/drivers/clk/actions/
Dowl-mux.h34 #define OWL_MUX(_struct, _name, _parents, _reg, \ argument
41 _parents, \
/Linux-v6.1/drivers/clk/microchip/
Dclk-mpfs-ccc.c101 #define CLK_CCC_PLL(_id, _parents, _shift, _width, _flags, _offset) { \ argument
107 .parents = _parents, \
185 #define CLK_HW_INIT_PARENTS_DATA_FIXED_SIZE(_name, _parents, _ops, _flags) \ argument
189 .parent_data = _parents, \
/Linux-v6.1/drivers/clk/
Dclk-oxnas.c89 #define OXNAS_GATE(_name, _bit, _parents) \ argument
95 .parent_names = _parents, \
96 .num_parents = ARRAY_SIZE(_parents), \
Dclk-stm32h7.c567 #define M_MCLOCF(_name, _parents, _mux_offset, _mux_shift, _mux_width, _flags)\ argument
570 .parents = _parents,\
571 .num_parents = ARRAY_SIZE(_parents),\
578 #define M_MCLOC(_name, _parents, _mux_offset, _mux_shift, _mux_width)\ argument
579 M_MCLOCF(_name, _parents, _mux_offset, _mux_shift, _mux_width, 0)\
1178 #define M_MCO_F(_name, _parents, _mux_offset, _mux_shift, _mux_width,\ argument
1186 .parent_name = _parents,\
1187 .num_parents = ARRAY_SIZE(_parents),\
Dclk-stm32mp1.c1214 #define MUX(_id, _name, _parents, _flags, _offset, _shift, _width, _mux_flags)\ argument
1218 .parent_names = _parents,\
1219 .num_parents = ARRAY_SIZE(_parents),\
1230 #define PLL(_id, _name, _parents, _flags, _offset_p, _offset_mux)\ argument
1234 .parent_names = _parents,\
1235 .num_parents = ARRAY_SIZE(_parents),\
1364 #define COMPOSITE(_id, _name, _parents, _flags, _gate, _mux, _div)\ argument
1368 .parent_names = _parents,\
1369 .num_parents = ARRAY_SIZE(_parents),\
1385 #define KCLK(_id, _name, _parents, _flags, _mgate, _mmux)\ argument
[all …]
Dclk-bm1880.c160 #define GATE_MUX(_id, _name, _parents, _gate_reg, _gate_shift, \ argument
163 .parents = _parents, \
164 .num_parents = ARRAY_SIZE(_parents), \
/Linux-v6.1/include/linux/
Dclk-provider.h1421 #define CLK_HW_INIT_PARENTS(_name, _parents, _ops, _flags) \ argument
1425 .parent_names = _parents, \
1426 .num_parents = ARRAY_SIZE(_parents), \
1430 #define CLK_HW_INIT_PARENTS_HW(_name, _parents, _ops, _flags) \ argument
1434 .parent_hws = _parents, \
1435 .num_parents = ARRAY_SIZE(_parents), \
1439 #define CLK_HW_INIT_PARENTS_DATA(_name, _parents, _ops, _flags) \ argument
1443 .parent_data = _parents, \
1444 .num_parents = ARRAY_SIZE(_parents), \
Dsh_clk.h175 #define SH_CLK_DIV6_EXT(_reg, _flags, _parents, \ argument
182 .parent_table = _parents, \
/Linux-v6.1/drivers/clk/qcom/
Dlcc-mdm9615.c230 static const char * const lcc_##prefix##_parents[] = { \
243 .parent_names = lcc_##prefix##_parents, \
258 .parent_names = lcc_##prefix##_parents, \
/Linux-v6.1/drivers/clk/meson/
Daxg-audio.c319 #define AUD_TDM_PAD_CTRL(_name, _reg, _shift, _parents) \ argument
320 AUD_MUX(_name, _reg, 0x7, _shift, 0, _parents, \