Searched refs:__vcpu_sys_reg (Results 1 – 10 of 10) sorted by relevance
/Linux-v6.1/arch/arm64/kvm/ |
D | pmu-emul.c | 57 __vcpu_sys_reg(vcpu, PMCR_EL0) & ARMV8_PMU_PMCR_LC); in kvm_pmu_idx_is_64bit() 129 eventsel = __vcpu_sys_reg(vcpu, reg) & kvm_pmu_event_mask(vcpu->kvm); in kvm_pmu_idx_has_chain_evtype() 148 counter = __vcpu_sys_reg(vcpu, reg); in kvm_pmu_get_pair_counter_value() 149 counter_high = __vcpu_sys_reg(vcpu, reg + 1); in kvm_pmu_get_pair_counter_value() 155 counter = __vcpu_sys_reg(vcpu, reg); in kvm_pmu_get_pair_counter_value() 209 __vcpu_sys_reg(vcpu, reg) += (s64)val - kvm_pmu_get_counter_value(vcpu, select_idx); in kvm_pmu_set_counter_value() 253 __vcpu_sys_reg(vcpu, reg) = val; in kvm_pmu_stop_counter() 256 __vcpu_sys_reg(vcpu, reg + 1) = upper_32_bits(counter); in kvm_pmu_stop_counter() 309 u64 val = __vcpu_sys_reg(vcpu, PMCR_EL0) >> ARMV8_PMU_PMCR_N_SHIFT; in kvm_pmu_valid_counter_mask() 334 if (!(__vcpu_sys_reg(vcpu, PMCR_EL0) & ARMV8_PMU_PMCR_E) || !val) in kvm_pmu_enable_counter_mask() [all …]
|
D | sys_regs.c | 72 return __vcpu_sys_reg(vcpu, reg); in vcpu_read_sys_reg() 81 __vcpu_sys_reg(vcpu, reg) = val; in vcpu_write_sys_reg() 297 oslsr = __vcpu_sys_reg(vcpu, OSLSR_EL1) & ~SYS_OSLSR_OSLK; in trap_oslar_el1() 301 __vcpu_sys_reg(vcpu, OSLSR_EL1) = oslsr; in trap_oslar_el1() 312 p->regval = __vcpu_sys_reg(vcpu, r->reg); in trap_oslsr_el1() 326 __vcpu_sys_reg(vcpu, rd->reg) = val; in set_oslsr_el1() 619 __vcpu_sys_reg(vcpu, r->reg) &= mask; in reset_pmu_reg() 625 __vcpu_sys_reg(vcpu, r->reg) &= GENMASK(31, 0); in reset_pmevcntr() 631 __vcpu_sys_reg(vcpu, r->reg) &= ARMV8_PMU_EVTYPE_MASK; in reset_pmevtyper() 637 __vcpu_sys_reg(vcpu, r->reg) &= ARMV8_PMU_COUNTER_MASK; in reset_pmselr() [all …]
|
D | arch_timer.c | 61 return __vcpu_sys_reg(vcpu, CNTV_CTL_EL0); in timer_get_ctl() 63 return __vcpu_sys_reg(vcpu, CNTP_CTL_EL0); in timer_get_ctl() 76 return __vcpu_sys_reg(vcpu, CNTV_CVAL_EL0); in timer_get_cval() 78 return __vcpu_sys_reg(vcpu, CNTP_CVAL_EL0); in timer_get_cval() 91 return __vcpu_sys_reg(vcpu, CNTVOFF_EL2); in timer_get_offset() 103 __vcpu_sys_reg(vcpu, CNTV_CTL_EL0) = ctl; in timer_set_ctl() 106 __vcpu_sys_reg(vcpu, CNTP_CTL_EL0) = ctl; in timer_set_ctl() 119 __vcpu_sys_reg(vcpu, CNTV_CVAL_EL0) = cval; in timer_set_cval() 122 __vcpu_sys_reg(vcpu, CNTP_CVAL_EL0) = cval; in timer_set_cval() 135 __vcpu_sys_reg(vcpu, CNTVOFF_EL2) = offset; in timer_set_offset()
|
D | sys_regs.h | 130 __vcpu_sys_reg(vcpu, r->reg) = 0x1de7ec7edbadc0deULL; in reset_unknown() 137 __vcpu_sys_reg(vcpu, r->reg) = r->val; in reset_val()
|
D | fpsimd.c | 179 __vcpu_sys_reg(vcpu, ZCR_EL1) = read_sysreg_el1(SYS_ZCR); in kvm_arch_vcpu_put_fp()
|
D | arm.c | 745 __vcpu_sys_reg(vcpu, PMCR_EL0)); in check_vcpu_requests()
|
/Linux-v6.1/arch/arm64/kvm/hyp/include/hyp/ |
D | sysreg-sr.h | 195 __vcpu_sys_reg(vcpu, DACR32_EL2) = read_sysreg(dacr32_el2); in __sysreg32_save_state() 196 __vcpu_sys_reg(vcpu, IFSR32_EL2) = read_sysreg(ifsr32_el2); in __sysreg32_save_state() 199 __vcpu_sys_reg(vcpu, DBGVCR32_EL2) = read_sysreg(dbgvcr32_el2); in __sysreg32_save_state() 212 write_sysreg(__vcpu_sys_reg(vcpu, DACR32_EL2), dacr32_el2); in __sysreg32_restore_state() 213 write_sysreg(__vcpu_sys_reg(vcpu, IFSR32_EL2), ifsr32_el2); in __sysreg32_restore_state() 216 write_sysreg(__vcpu_sys_reg(vcpu, DBGVCR32_EL2), dbgvcr32_el2); in __sysreg32_restore_state()
|
D | switch.h | 52 __vcpu_sys_reg(vcpu, FPEXC32_EL2) = read_sysreg(fpexc32_el2); in __fpsimd_save_fpexc32() 158 write_sysreg_el1(__vcpu_sys_reg(vcpu, ZCR_EL1), SYS_ZCR); in __hyp_sve_restore_guest() 213 write_sysreg(__vcpu_sys_reg(vcpu, FPEXC32_EL2), fpexc32_el2); in kvm_hyp_handle_fpsimd()
|
/Linux-v6.1/arch/arm64/kvm/hyp/ |
D | exception.c | 29 return __vcpu_sys_reg(vcpu, reg); in __vcpu_read_sys_reg() 37 __vcpu_sys_reg(vcpu, reg) = val; in __vcpu_write_sys_reg() 45 __vcpu_sys_reg(vcpu, SPSR_EL1) = val; in __vcpu_write_spsr()
|
/Linux-v6.1/arch/arm64/include/asm/ |
D | kvm_host.h | 602 #define __vcpu_sys_reg(v,r) (ctxt_sys_reg(&(v)->arch.ctxt, (r))) macro 873 (!!(__vcpu_sys_reg(vcpu, OSLSR_EL1) & SYS_OSLSR_OSLK))
|